Searched refs:OldReg (Results 1 - 12 of 12) sorted by relevance

/external/llvm/lib/CodeGen/
H A DLiveDebugVariables.h40 /// renameRegister - Move any user variables in OldReg to NewReg:SubIdx.
41 /// @param OldReg Old virtual register that is going away.
45 void renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx);
47 /// splitRegister - Move any user variables in OldReg to the live ranges in
50 void splitRegister(unsigned OldReg, ArrayRef<LiveInterval*> NewRegs);
H A DAntiDepBreaker.h62 void UpdateDbgValue(MachineInstr *MI, unsigned OldReg, unsigned NewReg) { argument
64 if (MI && MI->getOperand(0).isReg() && MI->getOperand(0).getReg() == OldReg)
H A DLiveDebugVariables.cpp250 /// renameRegister - Update locations to rewrite OldReg as NewReg:SubIdx.
251 void renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx,
254 /// splitRegister - Replace OldReg ranges with NewRegs ranges where NewRegs is
337 /// renameRegister - Replace all references to OldReg with NewReg:SubIdx.
338 void renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx);
340 /// splitRegister - Replace all references to OldReg with NewRegs.
341 void splitRegister(unsigned OldReg, ArrayRef<LiveInterval*> NewRegs);
701 renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx, argument
706 if (!Loc.isReg() || Loc.getReg() != OldReg)
717 renameRegister(unsigned OldReg, unsigne argument
733 renameRegister(unsigned OldReg, unsigned NewReg, unsigned SubIdx) argument
841 splitRegister(unsigned OldReg, ArrayRef<LiveInterval*> NewRegs) argument
855 splitRegister(unsigned OldReg, ArrayRef<LiveInterval*> NewRegs) argument
870 splitRegister(unsigned OldReg, ArrayRef<LiveInterval*> NewRegs) argument
[all...]
H A DOptimizePHIs.cpp168 unsigned OldReg = MI->getOperand(0).getReg(); local
169 if (!MRI->constrainRegClass(SingleValReg, MRI->getRegClass(OldReg)))
172 MRI->replaceRegWith(OldReg, SingleValReg);
H A DMachineCSE.cpp429 unsigned OldReg = MO.getReg(); local
431 if (OldReg == NewReg)
434 assert(TargetRegisterInfo::isVirtualRegister(OldReg) &&
438 if (!isProfitableToCSE(NewReg, OldReg, CSMI, MI)) {
445 const TargetRegisterClass *OldRC = MRI->getRegClass(OldReg);
451 CSEPairs.push_back(std::make_pair(OldReg, NewReg));
H A DLiveRangeEdit.cpp32 LiveInterval &LiveRangeEdit::createFrom(unsigned OldReg, argument
36 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg));
38 VRM.setIsSplitFromReg(VReg, VRM.getOriginal(OldReg));
H A DMachineSSAUpdater.cpp235 void MachineSSAUpdater::ReplaceRegWith(unsigned OldReg, unsigned NewReg) { argument
236 MRI->replaceRegWith(OldReg, NewReg);
241 if (I->second == OldReg)
H A DStackSlotColoring.cpp137 unsigned OldReg, unsigned NewReg);
140 unsigned OldReg, unsigned NewReg);
493 /// OldReg. If it can successfully update all of the references with NewReg,
497 unsigned OldReg, unsigned NewReg) {
515 if (Reg == OldReg) {
537 } else if (TRI->regsOverlap(Reg, OldReg)) {
557 /// PropagateForward - Traverse forward and look for the kill of OldReg. If
562 unsigned OldReg, unsigned NewReg) {
577 if (Reg == OldReg) {
594 TRI->regsOverlap(Reg, OldReg))
495 PropagateBackward(MachineBasicBlock::iterator MII, MachineBasicBlock *MBB, unsigned OldReg, unsigned NewReg) argument
560 PropagateForward(MachineBasicBlock::iterator MII, MachineBasicBlock *MBB, unsigned OldReg, unsigned NewReg) argument
[all...]
H A DLiveRangeEdit.h128 /// createFrom - Create a new virtual register based on OldReg.
129 LiveInterval &createFrom(unsigned OldReg, LiveIntervals&, VirtRegMap&);
/external/llvm/include/llvm/CodeGen/
H A DMachineSSAUpdater.h106 void ReplaceRegWith(unsigned OldReg, unsigned NewReg);
/external/llvm/lib/Target/X86/
H A DX86FloatingPoint.cpp948 unsigned OldReg = getStackEntry(FixCount);
951 if (Reg == OldReg)
953 // (Reg st0) (OldReg st0) = (Reg OldReg st0)
956 moveToTop(OldReg, I);
/external/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp2397 int OldReg = Reg; local
2405 if (getARMRegisterNumbering(Reg) <= getARMRegisterNumbering(OldReg))
2411 Reg != OldReg + 1)
2446 int OldReg = Reg; local
2455 if (Reg != OldReg + 1) {

Completed in 578 milliseconds