Searched defs:TmpInst (Results 1 - 8 of 8) sorted by relevance
/external/llvm/lib/Target/MSP430/ |
H A D | MSP430AsmPrinter.cpp | 159 MCInst TmpInst; local 160 MCInstLowering.Lower(MI, TmpInst); 161 OutStreamer.EmitInstruction(TmpInst);
|
/external/llvm/lib/Target/MBlaze/ |
H A D | MBlazeAsmPrinter.cpp | 192 MCInst TmpInst; local 193 MCInstLowering.Lower(MI, TmpInst); 194 OutStreamer.EmitInstruction(TmpInst);
|
/external/llvm/lib/Target/X86/ |
H A D | X86MCInstLower.cpp | 652 MCInst TmpInst; local 661 TmpInst.setOpcode(X86::CALLpcrel32); 664 TmpInst.addOperand(MCOperand::CreateExpr(MCSymbolRefExpr::Create(PICBase, 666 OutStreamer.EmitInstruction(TmpInst); 672 TmpInst.setOpcode(X86::POP32r); 673 TmpInst.getOperand(0) = MCOperand::CreateReg(MI->getOperand(0).getReg()); 674 OutStreamer.EmitInstruction(TmpInst); 704 MCInst TmpInst; local 705 TmpInst.setOpcode(X86::ADD32ri); 706 TmpInst 714 MCInst TmpInst; local [all...] |
/external/llvm/lib/Target/Mips/ |
H A D | MipsAsmPrinter.cpp | 47 MCInst TmpInst; local 49 MCInstLowering.Lower(MI, TmpInst); 53 OutStreamer.EmitInstruction(TmpInst);
|
/external/llvm/lib/Target/PTX/ |
H A D | PTXAsmPrinter.cpp | 263 MCInst TmpInst; local 264 LowerPTXMachineInstrToMCInst(MI, TmpInst, *this); 265 OutStreamer.EmitInstruction(TmpInst);
|
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCAsmPrinter.cpp | 297 MCInst TmpInst; local 333 TmpInst.setOpcode(PPC::BL_Darwin); // Darwin vs SVR4 doesn't matter here. 338 TmpInst.addOperand(MCOperand::CreateExpr(MCSymbolRefExpr:: 340 OutStreamer.EmitInstruction(TmpInst); 348 LowerPPCMachineInstrToMCInst(MI, TmpInst, *this, Subtarget.isDarwin()); 352 TmpInst.setOpcode(PPC::LD); 364 TmpInst.getOperand(1) = MCOperand::CreateExpr(Exp); 365 OutStreamer.EmitInstruction(TmpInst); 375 TmpInst.setOpcode(Subtarget.isPPC64() ? PPC::MFCR8 : PPC::MFCR); 376 TmpInst [all...] |
/external/llvm/lib/Target/ARM/ |
H A D | ARMAsmPrinter.cpp | 1067 MCInst TmpInst; local 1070 LowerARMMachineInstrToMCInst(MI, TmpInst, *this); 1071 TmpInst.setOpcode(Opcode); 1072 OutStreamer.EmitInstruction(TmpInst); 1242 MCInst TmpInst; local 1243 TmpInst.setOpcode(MI->getOpcode() == ARM::t2LEApcrel ? ARM::t2ADR 1246 populateADROperands(TmpInst, MI->getOperand(0).getReg(), 1250 OutStreamer.EmitInstruction(TmpInst); 1256 MCInst TmpInst; local 1257 TmpInst 1272 MCInst TmpInst; local 1284 MCInst TmpInst; local 1293 MCInst TmpInst; local 1303 MCInst TmpInst; local 1315 MCInst TmpInst; local 1327 MCInst TmpInst; local 1342 MCInst TmpInst; local 1354 MCInst TmpInst; local 1369 MCInst TmpInst; local 1379 MCInst TmpInst; local 1394 MCInst TmpInst; local 1430 MCInst TmpInst; local 1582 MCInst TmpInst; local 1596 MCInst TmpInst; local 1613 MCInst TmpInst; local 1630 MCInst TmpInst; local 1655 MCInst TmpInst; local 1681 MCInst TmpInst; local 1736 MCInst TmpInst; local 1747 MCInst TmpInst; local 1760 MCInst TmpInst; local 1773 MCInst TmpInst; local 1785 MCInst TmpInst; local 1793 MCInst TmpInst; local 1820 MCInst TmpInst; local 1834 MCInst TmpInst; local 1845 MCInst TmpInst; local 1857 MCInst TmpInst; local 1870 MCInst TmpInst; local 1892 MCInst TmpInst; local 1903 MCInst TmpInst; local 1914 MCInst TmpInst; local 1925 MCInst TmpInst; local 1944 MCInst TmpInst; local 1957 MCInst TmpInst; local 1967 MCInst TmpInst; local 1978 MCInst TmpInst; local 1989 MCInst TmpInst; local 2001 MCInst TmpInst; local [all...] |
/external/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 5603 MCInst TmpInst; local 5607 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing)); 5608 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb 5609 TmpInst.addOperand(Inst.getOperand(2)); // Rn 5610 TmpInst.addOperand(Inst.getOperand(3)); // alignment 5611 TmpInst.addOperand(Inst.getOperand(4)); // Rm 5612 TmpInst.addOperand(Inst.getOperand(0)); // Vd 5613 TmpInst.addOperand(Inst.getOperand(1)); // lane 5614 TmpInst.addOperand(Inst.getOperand(5)); // CondCode 5615 TmpInst 5625 MCInst TmpInst; local 5649 MCInst TmpInst; local 5675 MCInst TmpInst; local 5701 MCInst TmpInst; local 5723 MCInst TmpInst; local 5747 MCInst TmpInst; local 5773 MCInst TmpInst; local 5799 MCInst TmpInst; local 5819 MCInst TmpInst; local 5841 MCInst TmpInst; local 5865 MCInst TmpInst; local 5890 MCInst TmpInst; local 5913 MCInst TmpInst; local 5940 MCInst TmpInst; local 5971 MCInst TmpInst; local 6004 MCInst TmpInst; local 6027 MCInst TmpInst; local 6054 MCInst TmpInst; local 6085 MCInst TmpInst; local 6118 MCInst TmpInst; local 6139 MCInst TmpInst; local 6164 MCInst TmpInst; local 6193 MCInst TmpInst; local 6228 MCInst TmpInst; local 6250 MCInst TmpInst; local 6274 MCInst TmpInst; local 6299 MCInst TmpInst; local 6321 MCInst TmpInst; local 6345 MCInst TmpInst; local 6370 MCInst TmpInst; local 6394 MCInst TmpInst; local 6420 MCInst TmpInst; local 6447 MCInst TmpInst; local 6471 MCInst TmpInst; local 6497 MCInst TmpInst; local 6524 MCInst TmpInst; local 6546 MCInst TmpInst; local 6570 MCInst TmpInst; local 6595 MCInst TmpInst; local 6619 MCInst TmpInst; local 6645 MCInst TmpInst; local 6682 MCInst TmpInst; local 6709 MCInst TmpInst; local 6743 MCInst TmpInst; local 6785 MCInst TmpInst; local 6813 MCInst TmpInst; local 6827 MCInst TmpInst; local 6875 MCInst TmpInst; local 6893 MCInst TmpInst; local 6956 MCInst TmpInst; local 6978 MCInst TmpInst; local 7091 MCInst TmpInst; local 7113 MCInst TmpInst; local 7144 MCInst TmpInst; local 7160 MCInst TmpInst; local 7192 MCInst TmpInst; local [all...] |
Completed in 140 milliseconds