Searched refs:SET_REGISTER_WIDE (Results 1 - 18 of 18) sorted by relevance

/dalvik/vm/mterp/c/
H A DOP_CONST_WIDE_HIGH16.cpp5 SET_REGISTER_WIDE(vdst, ((u8) vsrc1) << 48);
H A DOP_MOVE_RESULT_WIDE.cpp4 SET_REGISTER_WIDE(vdst, retval.j);
H A DOP_CONST_WIDE_16.cpp5 SET_REGISTER_WIDE(vdst, (s2)vsrc1);
H A DOP_MOVE_WIDE_16.cpp6 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
H A DOP_MOVE_WIDE_FROM16.cpp6 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
H A DOP_MOVE_WIDE.cpp8 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
H A DOP_CONST_WIDE.cpp11 SET_REGISTER_WIDE(vdst, tmp);
H A DOP_CONST_WIDE_32.cpp9 SET_REGISTER_WIDE(vdst, (s4) tmp);
H A Dheader.cpp225 # define SET_REGISTER_WIDE(_idx, _val) \ macro
248 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
H A Dopcommon.cpp332 SET_REGISTER_WIDE(vdst, result); \
334 SET_REGISTER_WIDE(vdst, \
349 SET_REGISTER_WIDE(vdst, \
378 SET_REGISTER_WIDE(vdst, result); \
380 SET_REGISTER_WIDE(vdst, \
390 SET_REGISTER_WIDE(vdst, \
/dalvik/vm/mterp/out/
H A DInterpC-armv5te-vfp.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv5te.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv7-a-neon.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-armv7-a.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-x86-atom.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-x86.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
H A DInterpC-allstubs.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
838 SET_REGISTER_WIDE(vdst, result); \
840 SET_REGISTER_WIDE(vdst, \
855 SET_REGISTER_WIDE(vdst, \
884 SET_REGISTER_WIDE(vdst, result); \
886 SET_REGISTER_WIDE(vdst, \
896 SET_REGISTER_WIDE(vdst, \
1201 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
1211 SET_REGISTER_WIDE(vds
[all...]
H A DInterpC-portable.cpp232 # define SET_REGISTER_WIDE(_idx, _val) \ macro
255 # define SET_REGISTER_WIDE(_idx, _val) putLongToArray(fp, (_idx), (_val)) macro
786 SET_REGISTER_WIDE(vdst, result); \
788 SET_REGISTER_WIDE(vdst, \
803 SET_REGISTER_WIDE(vdst, \
832 SET_REGISTER_WIDE(vdst, result); \
834 SET_REGISTER_WIDE(vdst, \
844 SET_REGISTER_WIDE(vdst, \
1214 SET_REGISTER_WIDE(vdst, GET_REGISTER_WIDE(vsrc1));
1224 SET_REGISTER_WIDE(vds
[all...]

Completed in 92 milliseconds