Searched refs:MDT (Results 1 - 13 of 13) sorted by relevance

/external/llvm/include/llvm/CodeGen/
H A DMachineScheduler.h45 const MachineDominatorTree *MDT; member in struct:llvm::MachineSchedContext
50 MachineSchedContext(): MF(0), MLI(0), MDT(0), PassConfig(0), AA(0), LIS(0) {}
H A DScheduleDAGInstrs.h39 const MachineDominatorTree &MDT; member in class:llvm::LoopDependencies
48 MLI(mli), MDT(mdt) {}
61 const MachineDomTreeNode *Node = MDT.getNode(Header);
170 const MachineDominatorTree &MDT; member in class:llvm::ScheduleDAGInstrs
H A DDFAPacketizer.h107 MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT,
/external/llvm/lib/CodeGen/
H A DDFAPacketizer.cpp109 MachineDominatorTree &MDT, bool IsPostRA);
116 MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT,
118 ScheduleDAGInstrs(MF, MLI, MDT, IsPostRA) {
128 MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT,
132 SchedulerImpl = new DefaultVLIWScheduler(MF, MLI, MDT, IsPostRA);
115 DefaultVLIWScheduler( MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT, bool IsPostRA) argument
127 VLIWPacketizerList( MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT, bool IsPostRA) argument
H A DUnreachableBlockElim.cpp128 MachineDominatorTree *MDT = getAnalysisIfAvailable<MachineDominatorTree>(); local
149 if (MDT && MDT->getNode(BB)) MDT->eraseNode(BB);
H A DLiveDebugVariables.cpp224 /// @param MDT Dominator tree.
228 LiveIntervals &LIS, MachineDominatorTree &MDT,
247 LiveIntervals &LIS, MachineDominatorTree &MDT,
286 MachineDominatorTree *MDT; member in class:__anon7356::LDVImpl
488 LiveIntervals &LIS, MachineDominatorTree &MDT,
537 MDT.getNode(MBB)->getChildren();
622 MachineDominatorTree &MDT,
642 extendDef(Idx, LocNo, LI, VNI, &Kills, LIS, MDT, UVS);
645 extendDef(Idx, LocNo, 0, 0, 0, LIS, MDT, UVS);
659 userValues[i]->computeIntervals(MF->getRegInfo(), *LIS, *MDT, UV
485 extendDef(SlotIndex Idx, unsigned LocNo, LiveInterval *LI, const VNInfo *VNI, SmallVectorImpl<SlotIndex> *Kills, LiveIntervals &LIS, MachineDominatorTree &MDT, UserValueScopes &UVS) argument
620 computeIntervals(MachineRegisterInfo &MRI, LiveIntervals &LIS, MachineDominatorTree &MDT, UserValueScopes &UVS) argument
[all...]
H A DPostRASchedulerList.cpp135 MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT,
198 MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT,
202 : ScheduleDAGInstrs(MF, MLI, MDT, /*IsPostRA=*/true), Topo(SUnits), AA(AA),
253 MachineDominatorTree &MDT = getAnalysis<MachineDominatorTree>(); local
286 SchedulePostRATDList Scheduler(Fn, MLI, MDT, AA, RegClassInfo, AntiDepMode,
197 SchedulePostRATDList( MachineFunction &MF, MachineLoopInfo &MLI, MachineDominatorTree &MDT, AliasAnalysis *AA, const RegisterClassInfo &RCI, TargetSubtargetInfo::AntiDepBreakMode AntiDepMode, SmallVectorImpl<const TargetRegisterClass*> &CriticalPathRCs) argument
H A DSplitKit.cpp331 MDT(mdt),
676 assert(MDT.dominates(DefMBB, MBB) && "MBB must be dominated by the def.");
680 MachineDomTreeNode *DefDomNode = MDT[DefMBB];
715 MachineDomTreeNode *IDom = MDT[Loop->getHeader()]->getIDom();
718 if (!IDom || !MDT.dominates(DefDomNode, IDom))
776 MDT.findNearestCommonDominator(Dom.first, ValMBB);
912 LRC.addLiveInBlock(LI, MDT[MBB], End);
915 LRC.addLiveInBlock(LI, MDT[MBB]);
927 LRCalc[0].calculateValues(LIS.getSlotIndexes(), &MDT,
930 LRCalc[1].calculateValues(LIS.getSlotIndexes(), &MDT,
[all...]
H A DMachineBasicBlock.cpp695 if (MachineDominatorTree *MDT =
698 MachineDomTreeNode *SucccDTNode = MDT->getNode(Succ);
706 if (!MDT->dominates(SucccDTNode, MDT->getNode(PredBB))) {
713 MachineDomTreeNode *NewDTNode = MDT->addNewBlock(NMBB, this);
719 MDT->changeImmediateDominator(SucccDTNode, NewDTNode);
H A DMachineScheduler.cpp145 MDT = &getAnalysis<MachineDominatorTree>();
295 ScheduleDAGInstrs(*C->MF, *C->MLI, *C->MDT, /*IsPostRA=*/false, C->LIS),
H A DSplitKit.h215 MachineDominatorTree &MDT; member in class:llvm::SplitEditor
H A DInlineSpiller.cpp60 MachineDominatorTree &MDT; member in class:__anon7352::InlineSpiller
145 MDT(pass.getAnalysis<MachineDominatorTree>()),
442 MDT.dominates(SV.SpillMBB, DepSV.SpillMBB))) {
H A DScheduleDAGInstrs.cpp40 : ScheduleDAG(mf), MLI(mli), MDT(mdt), MFI(mf.getFrameInfo()),
43 LoopRegs(MLI, MDT), FirstDbgValue(0) {

Completed in 181 milliseconds