Searched refs:imm2 (Results 1 - 5 of 5) sorted by relevance
/external/webkit/Source/JavaScriptCore/assembler/ |
H A D | ARMAssembler.cpp | 96 ARMWord imm2; local 133 imm2 = OP2_IMM | ((imm >> 8) & 0xff) | (((rol + 8) & 0xf) << 8); 155 imm2 = OP2_IMM | (imm >> 24) | ((rol & 0xf) << 8); 184 imm2 = OP2_IMM | (imm >> 24) | ((rol & 0xf) << 8); 191 orr_r(reg, reg, imm2); 194 bic_r(reg, reg, imm2);
|
/external/webkit/Source/JavaScriptCore/dfg/ |
H A D | DFGNode.h | 199 Node(NodeType op, ExceptionInfo exceptionInfo, OpInfo imm1, OpInfo imm2, NodeIndex child1 = NoNode, NodeIndex child2 = NoNode, NodeIndex child3 = NoNode) argument 209 m_constantValue.opInfo2 = imm2.m_value;
|
H A D | DFGSpeculativeJIT.cpp | 380 int32_t imm2; local 381 if (isDoubleConstantWithInt32Value(node.child2, imm2)) { 386 speculationCheck(m_jit.branchAdd32(MacroAssembler::Overflow, reg, Imm32(imm2), result.registerID())); 413 int32_t imm2; local 414 if (isDoubleConstantWithInt32Value(node.child2, imm2)) { 419 speculationCheck(m_jit.branchSub32(MacroAssembler::Overflow, reg, Imm32(imm2), result.registerID()));
|
/external/valgrind/main/VEX/priv/ |
H A D | host_ppc_defs.c | 2338 UInt imm1, UInt imm2, UInt opc2 ) 2345 vassert(imm2 < 0x40); 2347 imm2 = ((imm2 & 0x1F) << 1) | (imm2 >> 5); 2349 ((imm1 & 0x1F)<<11) | (imm2<<5) | 2337 mkFormMD( UChar* p, UInt opc1, UInt r1, UInt r2, UInt imm1, UInt imm2, UInt opc2 ) argument
|
H A D | guest_arm_toIR.c | 16980 /* ------------- LD/ST reg+(reg<<imm2) ------------- */ 17019 UInt imm2 = INSN1(5,4); local 17053 binop(Iop_Shl32, getIRegT(rM), mkU8(imm2)) )); 17112 nm, rT, rN, rM, imm2); 18111 UInt imm2 = INSN1(5,4); local 18113 DIP("pld%s [r%u, r%u, lsl %d]\n", bW ? "w" : "", rN, rM, imm2);
|
Completed in 102 milliseconds