Searched defs:Orders (Results 1 - 3 of 3) sorted by relevance
/external/llvm/utils/TableGen/ |
H A D | CodeGenRegisters.h | 167 std::vector<SmallVector<Record*, 16> > Orders; member in class:llvm::CodeGenRegisterClass 272 return Orders[No]; 276 unsigned getNumOrders() const { return Orders.size(); }
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | ScheduleDAGSDNodes.cpp | 668 SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, 686 Orders.push_back(std::make_pair(DVOrder, DbgMI)); 700 SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, 706 ProcessSDDbgValues(N, DAG, Emitter, Orders, VRBaseMap, 0); 713 Orders.push_back(std::make_pair(Order, (MachineInstr*)0)); 717 Orders.push_back(std::make_pair(Order, prior(Emitter.getInsertPos()))); 718 ProcessSDDbgValues(N, DAG, Emitter, Orders, VRBaseMap, Order); 766 SmallVector<std::pair<unsigned, MachineInstr*>, 32> Orders; local 807 ProcessSourceNode(N, DAG, Emitter, VRBaseMap, Orders, Seen); 814 ProcessSourceNode(SU->getNode(), DAG, Emitter, VRBaseMap, Orders, 666 ProcessSDDbgValues(SDNode *N, SelectionDAG *DAG, InstrEmitter &Emitter, SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, DenseMap<SDValue, unsigned> &VRBaseMap, unsigned Order) argument 697 ProcessSourceNode(SDNode *N, SelectionDAG *DAG, InstrEmitter &Emitter, DenseMap<SDValue, unsigned> &VRBaseMap, SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, SmallSet<unsigned, 8> &Seen) argument [all...] |
/external/clang/lib/CodeGen/ |
H A D | CGBuiltin.cpp | 1051 llvm::AtomicOrdering Orders[5] = { local 1065 Ptr, NewVal, Orders[i]); 1119 llvm::AtomicOrdering Orders[3] = { local 1130 Store->setOrdering(Orders[i]);
|
Completed in 86 milliseconds