Searched refs:CP0SRSC1_SRS6 (Results 1 - 2 of 2) sorted by relevance

/external/qemu/target-mips/
H A Dcpu.h243 #define CP0SRSC1_SRS6 20 macro
H A Dtranslate_init.c293 .CP0_SRSConf1 = (1 << CP0SRSC1_M) | (0x3fe << CP0SRSC1_SRS6) |

Completed in 18 milliseconds