Searched refs:CSR3 (Results 1 - 5 of 5) sorted by relevance

/external/grub/netboot/
H A Dotulip.c57 CSR0=0, CSR1=0x08, CSR2=0x10, CSR3=0x18, CSR4=0x20, CSR5=0x28, enumerator in enum:tulip_offsets
255 outl((unsigned long)&rxd[0], ioaddr + CSR3);
H A Ddavicom.c64 CSR0=0, CSR1=0x08, CSR2=0x10, CSR3=0x18, CSR4=0x20, CSR5=0x28,
517 outl((unsigned long)&rxd[0], ioaddr + CSR3);
63 CSR0=0, CSR1=0x08, CSR2=0x10, CSR3=0x18, CSR4=0x20, CSR5=0x28, enumerator in enum:davicom_offsets
H A Ddepca.c254 #define CSR3 3 macro
295 ** CONTROL AND STATUS REGISTER 3 (CSR3)
507 outw(CSR3, DEPCA_ADDR); /* ALE control */
H A Dsk_g16.c256 * CSR3 - Allows redefinition of the Bus Master Interface.
265 #define CSR3 0x03 macro
970 SK_write_reg(CSR3, CSR3_ACON); /* Ale Control !!!THIS MUST BE SET!!!! */
H A Dtulip.c291 CSR0=0, CSR1=0x08, CSR2=0x10, CSR3=0x18, CSR4=0x20, CSR5=0x28,
1033 outl((unsigned long)&rx_ring[0], ioaddr + CSR3);
290 CSR0=0, CSR1=0x08, CSR2=0x10, CSR3=0x18, CSR4=0x20, CSR5=0x28, enumerator in enum:tulip_offsets

Completed in 26 milliseconds