Searched refs:CP0SRSC4_SRS13 (Results 1 - 2 of 2) sorted by relevance

/external/qemu/target-mips/
H A Dcpu.h261 #define CP0SRSC4_SRS13 0 macro
H A Dtranslate_init.c303 (0x3fe << CP0SRSC4_SRS14) | (0x3fe << CP0SRSC4_SRS13),

Completed in 19 milliseconds