/external/v8/src/arm/ |
H A D | regexp-macro-assembler-arm.cc | 1160 void RegExpMacroAssemblerARM::SafeCall(Label* to, Condition cond) { 1161 __ bl(to, cond);
|
/external/v8/src/mips/ |
H A D | regexp-macro-assembler-mips.cc | 1165 void RegExpMacroAssemblerMIPS::SafeCall(Label* to, Condition cond, Register rs, 1167 __ BranchAndLink(to, cond, rs, rt);
|
/external/v8/src/ |
H A D | parser.cc | 2799 Expression* cond = ParseExpression(true, CHECK_OK); local 2808 if (loop != NULL) loop->Initialize(cond, body); 2822 Expression* cond = ParseExpression(true, CHECK_OK); local 2826 if (loop != NULL) loop->Initialize(cond, body); 2968 Expression* cond = NULL; local 2970 cond = ParseExpression(true, CHECK_OK); 3001 if (loop) loop->Initialize(NULL, cond, next, body); 3004 if (loop) loop->Initialize(init, cond, next, body);
|
/external/valgrind/main/VEX/switchback/ |
H A D | test_bzip2.c | 424 #define AssertH(cond,errcode) \ 425 { if (!(cond)) BZ2_bz__AssertH__fail ( errcode ); } 427 #define AssertD(cond,msg) \ 428 { if (!(cond)) { \ 434 #define AssertD(cond,msg) /* */ 450 #define AssertH(cond,errcode) \ 451 { if (!(cond)) bz_internal_error ( errcode ); } 452 #define AssertD(cond,msg) /* */
|
/external/valgrind/main/exp-sgcheck/tests/ |
H A D | hackedbz2.c | 447 #define AssertH(cond,errcode) \ 448 { if (!(cond)) BZ2_bz__AssertH__fail ( errcode ); } 450 #define AssertD(cond,msg) \ 451 { if (!(cond)) { \ 457 #define AssertD(cond,msg) /* */ 473 #define AssertH(cond,errcode) \ 474 { if (!(cond)) bz_internal_error ( errcode ); } 475 #define AssertD(cond,msg) /* */
|
/external/valgrind/main/memcheck/tests/ |
H A D | origin5-bz2.c | 440 #define AssertH(cond,errcode) \ 441 { if (!(cond)) BZ2_bz__AssertH__fail ( errcode ); } 443 #define AssertD(cond,msg) \ 444 { if (!(cond)) { \ 450 #define AssertD(cond,msg) /* */ 466 #define AssertH(cond,errcode) \ 467 { if (!(cond)) bz_internal_error ( errcode ); } 468 #define AssertD(cond,msg) /* */
|
H A D | varinfo6.c | 478 #define AssertH(cond,errcode) \ 479 { if (!(cond)) BZ2_bz__AssertH__fail ( errcode ); } 481 #define AssertD(cond,msg) \ 482 { if (!(cond)) { \ 488 #define AssertD(cond,msg) /* */ 504 #define AssertH(cond,errcode) \ 505 { if (!(cond)) bz_internal_error ( errcode ); } 506 #define AssertD(cond,msg) /* */
|
/external/valgrind/main/perf/ |
H A D | bz2.c | 440 #define AssertH(cond,errcode) \ 441 { if (!(cond)) BZ2_bz__AssertH__fail ( errcode ); } 443 #define AssertD(cond,msg) \ 444 { if (!(cond)) { \ 450 #define AssertD(cond,msg) /* */ 466 #define AssertH(cond,errcode) \ 467 { if (!(cond)) bz_internal_error ( errcode ); } 468 #define AssertD(cond,msg) /* */
|
/external/webkit/Source/JavaScriptCore/interpreter/ |
H A D | Interpreter.cpp | 3430 /* loop_if_true cond(r) target(offset) 3433 only if register cond converts to boolean as true. 3438 int cond = vPC[1].u.operand; 3440 if (callFrame->r(cond).jsValue().toBoolean(callFrame)) { 3450 /* loop_if_true cond(r) target(offset) 3453 only if register cond converts to boolean as false. 3458 int cond = vPC[1].u.operand; 3460 if (!callFrame->r(cond).jsValue().toBoolean(callFrame)) { 3470 /* jtrue cond(r) target(offset) 3473 only if register cond convert [all...] |
/external/qemu/target-mips/ |
H A D | op_helper.c | 2895 #define FOP_COND_D(op, cond) \ 2898 int c = cond; \ 2910 c = cond; \ 2932 /* NOTE: the comma operator will make "cond" to eval to false, 2942 /* NOTE: the comma operator will make "cond" to eval to false, 2953 #define FOP_COND_S(op, cond) \ 2956 int c = cond; \ 2968 c = cond; \ 2990 /* NOTE: the comma operator will make "cond" to eval to false, 3000 /* NOTE: the comma operator will make "cond" t [all...] |
/external/valgrind/main/VEX/priv/ |
H A D | guest_amd64_toIR.c | 1530 static IRExpr* mk_amd64g_calculate_condition ( AMD64Condcode cond ) 1533 = mkIRExprVec_5( mkU64(cond), 1796 static HChar* name_AMD64Condcode ( AMD64Condcode cond ) 1798 switch (cond) { 1821 AMD64Condcode positiveIse_AMD64Condcode ( AMD64Condcode cond, argument 1824 vassert(cond >= AMD64CondO && cond <= AMD64CondNLE); 1825 if (cond & 1) { 1827 return cond-1; 1830 return cond; 2086 jcc_01( AMD64Condcode cond, Addr64 d64_false, Addr64 d64_true ) argument 4269 dis_REP_op( AMD64Condcode cond, void (*dis_OP)(Int, IRTemp, Prefix), Int sz, Addr64 rip, Addr64 rip_next, HChar* name, Prefix pfx ) argument 7873 dis_cmov_E_G( VexAbiInfo* vbi, Prefix pfx, Int sz, AMD64Condcode cond, Long delta0 ) argument 16593 IRExpr* cond = NULL; local [all...] |
H A D | guest_ppc_toIR.c | 5454 IRExpr *argLe, *argRe, *cond, *tmp; local 5506 cond = const0; 5509 cond = binop(opOR, tmp, cond); 5513 cond = binop(opOR, tmp, cond); 5517 cond = binop(opOR, tmp, cond); 5521 cond = binop(opOR, tmp, cond); [all...] |
/external/qemu/target-arm/ |
H A D | translate.c | 6417 unsigned int cond, insn, val, op1, i, shift, rm, rs, rn, rd, sh; local 6436 cond = insn >> 28; 6437 if (cond == 0xf){ 6656 if (cond != 0xe) { 6661 gen_test_cc(cond ^ 1, s->condlabel); 8852 uint32_t val, insn, op, rm, rn, rd, shift, cond; local 8860 cond = s->condexec_cond; 8861 if (cond != 0x0e) { /* Skip conditional when condition is AL. */ 8863 gen_test_cc(cond ^ 1, s->condlabel); 9490 cond [all...] |
/external/v8/src/ia32/ |
H A D | lithium-codegen-ia32.cc | 1547 Condition cond = no_condition; local 1551 cond = equal; 1554 cond = is_unsigned ? below : less; 1557 cond = is_unsigned ? above : greater; 1560 cond = is_unsigned ? below_equal : less_equal; 1563 cond = is_unsigned ? above_equal : greater_equal; 1570 return cond; 1715 Condition cond = masm_->IsObjectStringType(input, temp1, temp1); local 1717 return cond;
|
H A D | ic-ia32.cc | 1301 Condition cond = masm->IsObjectStringType(ecx, eax, eax); local 1302 __ j(NegateCondition(cond), &miss);
|
/external/v8/src/x64/ |
H A D | lithium-codegen-x64.cc | 1507 Condition cond = no_condition; local 1511 cond = equal; 1514 cond = is_unsigned ? below : less; 1517 cond = is_unsigned ? above : greater; 1520 cond = is_unsigned ? below_equal : less_equal; 1523 cond = is_unsigned ? above_equal : greater_equal; 1530 return cond; 1686 Condition cond = masm_->IsObjectStringType(input, temp1, temp1); local 1688 return cond;
|
H A D | ic-x64.cc | 1143 Condition cond = masm->IsObjectStringType(rcx, rax, rax); local 1144 __ j(NegateCondition(cond), &miss);
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMConstantIslandPass.cpp | 41 STATISTIC(NumCBrFixed, "Number of cond branches fixed"); 238 ImmBranch(MachineInstr *mi, unsigned maxdisp, bool cond, int ubr) argument 239 : MI(mi), MaxDisp(maxdisp), isCond(cond), UncondBr(ubr) {}
|
/external/mksh/src/ |
H A D | sh.h | 363 #define tobool(cond) ((cond) ? true : false)
|
/external/mesa3d/src/glsl/ |
H A D | glsl_parser.cpp | 364 ast_node *cond; member in struct:YYSTYPE::__anon9489 4965 (yyvsp[(3) - (6)].node), (yyvsp[(4) - (6)].for_rest_statement).cond, (yyvsp[(4) - (6)].for_rest_statement).rest, (yyvsp[(6) - (6)].node)); 4984 (yyval.for_rest_statement).cond = (yyvsp[(1) - (2)].node); 4994 (yyval.for_rest_statement).cond = (yyvsp[(1) - (3)].node);
|
/external/openssl/crypto/bn/asm/ |
H A D | mips3.s | 49 #define MOVNZ(cond,dst,src) \ 50 movn dst,src,cond 52 #define MOVNZ(cond,dst,src) \ 54 bnezl cond,.+8; \
|
/external/qemu/target-i386/ |
H A D | translate.c | 944 int inv, jcc_op, size, cond; local 1010 cond = inv ? TCG_COND_GEU : TCG_COND_LTU; 1013 cond = inv ? TCG_COND_GTU : TCG_COND_LEU; 1038 tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1); 1042 cond = inv ? TCG_COND_GE : TCG_COND_LT; 1045 cond = inv ? TCG_COND_GT : TCG_COND_LE; 1070 tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1);
|
/external/blktrace/ |
H A D | blktrace.c | 522 static void t_pthread_cond_wait(pthread_cond_t *cond, pthread_mutex_t *mutex) argument 527 pthread_cond_timedwait(cond, mutex, &ts);
|
/external/clang/lib/StaticAnalyzer/Core/ |
H A D | ExprEngine.cpp | 175 SVal cond, bool assumption) { 176 return getCheckerManager().runCheckersForEvalAssume(state, cond, assumption); 174 processAssume(ProgramStateRef state, SVal cond, bool assumption) argument
|
/external/llvm/lib/Support/ |
H A D | APFloat.cpp | 31 #define COMPILE_TIME_ASSERT(cond) extern int CTAssert[(cond) ? 1 : -1]
|