/external/clang/lib/Rewrite/Core/ |
H A D | DeltaTree.cpp | 134 DeltaTreeInteriorNode(const InsertResult &IR) 136 Children[0] = IR.LHS; 137 Children[1] = IR.RHS; 138 Values[0] = IR.Split; 139 FullDelta = IR.LHS->getFullDelta()+IR.RHS->getFullDelta()+IR.Split.Delta;
|
/external/clang/lib/CodeGen/ |
H A D | ABIInfo.h | 79 ABIArgInfo(Kind K, llvm::Type *TD, unsigned UI, bool B0, bool B1, bool IR, argument 82 BoolData1(B1), InReg(IR) {}
|
/external/llvm/bindings/ocaml/analysis/ |
H A D | llvm_analysis.mli | 12 This interface provides an ocaml API for LLVM IR analyses, the classes in
|
/external/opencv/cvaux/src/ |
H A D | cvsegment.cpp | 58 #define PUSH(Y,IL,IR,IPL,IPR,FL) { stack[StIn].y=(ushort)(Y); \ 60 stack[StIn].r=(ushort)(IR); \ 66 #define POP(Y,IL,IR,IPL,IPR,FL) { StIn--; \ 69 IR=stack[StIn].r;\
|
/external/clang/lib/Basic/ |
H A D | SourceManager.cpp | 624 const SrcMgr::ContentCache *IR = getOrCreateContentCache(File); local 625 assert(IR && "getOrCreateContentCache() cannot return NULL"); 626 return IR->getBuffer(Diag, *this, SourceLocation(), Invalid); 632 const SrcMgr::ContentCache *IR = getOrCreateContentCache(SourceFile); local 633 assert(IR && "getOrCreateContentCache() cannot return NULL"); 635 const_cast<SrcMgr::ContentCache *>(IR)->replaceBuffer(Buffer, DoNotFree); 636 const_cast<SrcMgr::ContentCache *>(IR)->BufferOverridden = true; 656 const SrcMgr::ContentCache *IR = getOrCreateContentCache(File); local 657 const_cast<SrcMgr::ContentCache *>(IR)->replaceBuffer(0); 658 const_cast<SrcMgr::ContentCache *>(IR) [all...] |
/external/valgrind/main/VEX/priv/ |
H A D | host_x86_defs.c | 164 am->Xam.IR.imm = imm32; 165 am->Xam.IR.reg = reg; 182 return X86AMode_IR( am->Xam.IR.imm, am->Xam.IR.reg ); 194 if (am->Xam.IR.imm == 0) 197 vex_printf("0x%x(", am->Xam.IR.imm); 198 ppHRegX86(am->Xam.IR.reg); 216 addHRegUse(u, HRmRead, am->Xam.IR.reg); 230 am->Xam.IR.reg = lookupHRegRemap(m, am->Xam.IR [all...] |
H A D | host_amd64_defs.c | 219 am->Aam.IR.imm = imm32; 220 am->Aam.IR.reg = reg; 237 //.. return AMD64AMode_IR( am->Xam.IR.imm, am->Xam.IR.reg ); 249 if (am->Aam.IR.imm == 0) 252 vex_printf("0x%x(", am->Aam.IR.imm); 253 ppHRegAMD64(am->Aam.IR.reg); 271 addHRegUse(u, HRmRead, am->Aam.IR.reg); 285 am->Aam.IR.reg = lookupHRegRemap(m, am->Aam.IR [all...] |
H A D | host_ppc_defs.c | 323 am->Pam.IR.base = base; 324 am->Pam.IR.index = idx; 338 return PPCAMode_IR( am->Pam.IR.index, am->Pam.IR.base ); 349 if (am->Pam.IR.index == 0) 352 vex_printf("%d(", (Int)am->Pam.IR.index); 353 ppHRegPPC(am->Pam.IR.base); 369 addHRegUse(u, HRmRead, am->Pam.IR.base); 383 am->Pam.IR.base = lookupHRegRemap(m, am->Pam.IR [all...] |
H A D | host_x86_defs.h | 125 } IR; member in union:__anon13302::__anon13303
|
H A D | host_amd64_defs.h | 141 } IR; member in union:__anon13017::__anon13018
|
H A D | host_ppc_defs.h | 212 } IR; member in union:__anon13189::__anon13190
|
H A D | host_ppc_isel.c | 243 - An IRExpr*, which may be NULL, holding the IR expression (an 530 && am4->Pam.IR.index + 4 <= 32767) { 531 am4->Pam.IR.index += 4; 887 /* Convert IR rounding mode to PPC encoding */ 891 rounding mode | PPC | IR 933 env->previous_rm.) If 'mode' is a single IR temporary 't' and 936 This is safe because of the SSA property of IR: an IR temporary can 945 held in the same IR temporary each time. In order to assure the 946 latter as much as possible, the IR optimise [all...] |
H A D | host_x86_isel.c | 316 am4->Xam.IR.imm += 4; break; 902 /* assert that the IR is well-typed */ 1394 toBool( hregClass(am->Xam.IR.reg) == HRcInt32 1395 && (hregIsVirtual(am->Xam.IR.reg) 1396 || am->Xam.IR.reg == hregX86_EBP()) ); 1848 vassert(cal->Iex.CCall.retty == Ity_I32); /* else ill-typed IR */ 3856 created IR) we get t = address-expression, (t is later used 3864 if (am->tag == Xam_IR && am->Xam.IR.imm == 0) { 3868 HReg src = am->Xam.IR.reg; 4120 /* For each IR temporar [all...] |
H A D | host_amd64_isel.c | 243 toBool( hregClass(am->Aam.IR.reg) == HRcInt64 244 && (hregIsVirtual(am->Aam.IR.reg) 245 || am->Aam.IR.reg == hregAMD64_RBP()) ); 347 //.. am4->Xam.IR.imm += 4; break; 1005 /* assert that the IR is well-typed */ 2286 vassert(cal->Iex.CCall.retty == Ity_I64); /* else ill-typed IR */ 3938 created IR) we get t = address-expression, (t is later used 3946 if (am->tag == Aam_IR && am->Aam.IR.imm == 0) { 3950 HReg src = am->Aam.IR.reg; 4123 /* These have no meaning (denotation in the IR) an [all...] |
/external/clang/include/clang/Basic/ |
H A D | SourceManager.h | 726 IR = getOrCreateContentCache(SourceFile, local 728 assert(IR && "getOrCreateContentCache() cannot return NULL"); 729 return createFileID(IR, IncludePos, FileCharacter, LoadedID, LoadedOffset);
|
/external/valgrind/main/none/tests/ |
H A D | cmdline2.stdout.exp | 117 1000 0000 show conversion into IR
|
/external/sonivox/jet_tools/JetCreator/ |
H A D | img_Find.py | 17 \xc7\xf0\xffn\xa2x\xe0\xcc\x993\xaf)\x8a\xd2/IR\x95$IH\x92\x84eYX\x96\x85a\
|
/external/llvm/bindings/ocaml/llvm/ |
H A D | llvm.mli | 24 (** The top-level container for all other LLVM Intermediate Representation (IR) 28 (** Each value in the LLVM IR has a type, an instance of [lltype]. See the 32 (** Any value in the LLVM IR. Functions, instructions, global variables, 40 (** A basic block in LLVM IR. See the [llvm::BasicBlock] class. *) 43 (** Used to generate instructions in the LLVM IR. See the [llvm::LLVMBuilder] 288 through the various value lists maintained by the LLVM IR. *) 295 lists maintained by the LLVM IR. *) 333 (** [dispose_module m] destroys a module [m] and all of the IR objects it
|
/external/opencv/cv/src/ |
H A D | _cvipp.h | 55 IPCVAPI_EX( CvStatus, icvCopy##bordertype##Border_##flavor##IR, \ 56 "ippiCopy" #bordertype "Border_" #flavor "IR", CV_PLUGINS1(CV_PLUGIN_IPPI), \
|
/external/opencv/cxcore/src/ |
H A D | cxmatrix.cpp | 438 CV_DEF_INIT_PIXSIZE_TAB_2D( Transpose, IR )
|