/system/core/libpixelflinger/codeflinger/ |
H A D | ARMAssembler.cpp | 458 uint32_t immediate, uint32_t& rot, uint32_t& imm) 461 imm = immediate; 462 if (imm > 0x7F) { // skip the easy cases 463 while (!(imm&3) || (imm&0xFC000000)) { 465 newval = imm >> 2; 466 newval |= (imm&3) << 30; 467 imm = newval; 477 if (imm>=0x100) 480 if (((imm>>(ro 457 buildImmediate( uint32_t immediate, uint32_t& rot, uint32_t& imm) argument 490 uint32_t rot, imm; local 494 uint32_t ARMAssembler::imm(uint32_t immediate) function in class:android::ARMAssembler 496 uint32_t rot, imm; local [all...] |
H A D | texturing.cpp | 163 parts.iterated.reg, imm(0xFF)); 523 SUB(AL, 0, u, u, imm(1<<(FRAC_BITS-1))); 524 SUB(AL, 0, v, v, imm(1<<(FRAC_BITS-1))); 527 AND(AL, 0, U, u, imm((1<<FRAC_BITS)-1)); 528 AND(AL, 0, V, v, imm((1<<FRAC_BITS)-1)); 531 SUB(AL, 0, width, width, imm(1)); 532 SUB(AL, 0, height, height, imm(1)); 541 MOV(LT, 0, width, imm(1 << shift)); 544 RSB(GE, 0, width, width, imm(0)); 561 MOV(LE, 0, width, imm( [all...] |
H A D | mips_disassem.c | 376 print_addr(loc + 4 + ((short)i.IType.imm << 2)); 485 db_printf("%d(%s)", (short)i.IType.imm, 494 i.IType.imm); 502 i.IType.imm); 508 i.IType.imm); 515 i.IType.imm, 526 (short)i.IType.imm); 534 (short)i.IType.imm);
|
H A D | mips_opcode.h | 52 unsigned imm: 16; member in struct:__anon425::__anon426 87 unsigned imm: 16; member in struct:__anon425::__anon430
|
H A D | MIPSAssembler.h | 65 virtual int buildImmediate(uint32_t i, uint32_t& rot, uint32_t& imm); 67 virtual uint32_t imm(uint32_t immediate); 273 void ADDIU(int Rt, int Rs, int16_t imm); 275 void SUBIU(int Rt, int Rs, int16_t imm); 294 void SLTI(int Rt, int Rs, int16_t imm); 296 void SLTIU(int Rt, int Rs, int16_t imm); 305 void ANDI(int Rd, int Rs, uint16_t imm); 307 void ORI(int Rt, int Rs, uint16_t imm); 311 void XORI(int Rt, int Rs, uint16_t imm);
|
H A D | blending.cpp | 56 CMP(AL, factor.reg, imm( 0x10000 )); 57 MOV(HS, 0, factor.reg, imm( 0x10000 )); 298 RSB(AL, 0, factor.reg, factor.reg, imm((1<<factor.s))); 365 RSB(AL, 0, factor.reg, factor.reg, imm((1<<factor.s))); 658 CMP(AL, v.reg, imm( 1<<v.h )); 660 MOV(HS, 0, v.reg, imm( one )); 662 MVN(HS, 0, v.reg, imm( ~one )); 664 MOV(HS, 0, v.reg, imm( 1<<v.h )); 665 SUB(HS, 0, v.reg, v.reg, imm( 1<<v.l ));
|
H A D | GGLAssembler.cpp | 211 imm( 1 << (32 - GGL_DITHER_ORDER_SHIFT))); 265 AND(AL, 0, parts.dither.reg, parts.count.reg, imm(mask)); 324 SUB(AL, S, parts.count.reg, parts.count.reg, imm(1<<16)); 339 ADD(AL, 0, parts.cbPtr.reg, parts.cbPtr.reg, imm(parts.cbPtr.size>>3)); 341 SUB(AL, S, parts.count.reg, parts.count.reg, imm(1<<16)); 368 SUB(AL, 0, parts.count.reg, parts.count.reg, imm(1)); 378 AND(AL, 0, tx, Rx, imm(GGL_DITHER_MASK)); 379 AND(AL, 0, ty, Ry, imm(GGL_DITHER_MASK)); 832 case GGL_CLEAR: MOV(AL, 0, pixel.reg, imm(0)); break; 854 case GGL_SET: MVN(AL, 0, pixel.reg, imm( [all...] |
H A D | MIPSAssembler.cpp | 43 ** Refactored ARM address-mode static functions (imm(), reg_imm(), imm12_pre(), etc.) 211 uint32_t immediate, uint32_t& rot, uint32_t& imm) 215 imm = immediate; 227 uint32_t ArmToMipsAssembler::imm(uint32_t immediate) function in class:android::ArmToMipsAssembler 373 // this works with the imm(), reg_imm() methods above, which are directly 1445 // MD00086 pdf says this is: ADDIU rt, rs, imm -- they do not use Rd 1446 void MIPSAssembler::ADDIU(int Rt, int Rs, int16_t imm) argument 1448 *mPC++ = (addiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | (imm & MSK_16); 1459 void MIPSAssembler::SUBIU(int Rt, int Rs, int16_t imm) // really addiu(d, s, -j) argument 1461 *mPC++ = (addiu_op<<OP_SHF) | (Rt<<RT_SHF) | (Rs<<RS_SHF) | ((-imm) 210 buildImmediate( uint32_t immediate, uint32_t& rot, uint32_t& imm) argument 1533 SLTI(int Rt, int Rs, int16_t imm) argument 1545 SLTIU(int Rt, int Rs, int16_t imm) argument 1563 ANDI(int Rt, int Rs, uint16_t imm) argument 1575 ORI(int Rt, int Rs, uint16_t imm) argument 1597 XORI(int Rt, int Rs, uint16_t imm) argument [all...] |
H A D | load_store.cpp | 52 ADD(AL, 0, addr.reg, addr.reg, imm(3)); 96 ADD(AL, 0, addr.reg, addr.reg, imm(3)); 127 AND(AL, 0, d.reg, s, imm(mask)); // component = packed & mask; 129 BIC(AL, 0, d.reg, s, imm(~mask)); // component = packed & mask; 137 AND(AL, 0, d.reg, s, imm(mask)); // component = packed & mask; 139 BIC(AL, 0, d.reg, s, imm(~mask)); // component = packed & mask;
|
H A D | ARMAssemblerProxy.cpp | 81 int ARMAssemblerProxy::buildImmediate(uint32_t i, uint32_t& rot, uint32_t& imm) argument 83 return mTarget->buildImmediate(i, rot, imm); 88 uint32_t ARMAssemblerProxy::imm(uint32_t immediate) function in class:android::ARMAssemblerProxy 90 return mTarget->imm(immediate);
|
H A D | ARMAssembler.h | 68 virtual int buildImmediate(uint32_t i, uint32_t& rot, uint32_t& imm); 70 virtual uint32_t imm(uint32_t immediate);
|
H A D | ARMAssemblerProxy.h | 56 virtual int buildImmediate(uint32_t i, uint32_t& rot, uint32_t& imm); 58 virtual uint32_t imm(uint32_t immediate);
|
H A D | ARMAssemblerInterface.h | 78 virtual int buildImmediate(uint32_t i, uint32_t& rot, uint32_t& imm) = 0; 80 virtual uint32_t imm(uint32_t immediate) = 0;
|