/system/core/libpixelflinger/codeflinger/ |
H A D | ARMAssembler.cpp | 299 void ARMAssembler::LDR(int cc, int Rd, int Rn, uint32_t offset) { function in class:android::ARMAssembler 526 // LDR(B)/STR(B)/PLD (immediate and Rm can be negative, which indicate U=0) 530 "LDR(B)/STR(B)/PLD immediate too big (%08x)", 539 "LDR(B)/STR(B)/PLD immediate too big (%08x)",
|
H A D | ARMAssembler.h | 76 // LDR(B)/STR(B)/PLD 116 virtual void LDR (int cc, int Rd,
|
H A D | ARMAssemblerInterface.h | 86 // LDR(B)/STR(B)/PLD 153 virtual void LDR (int cc, int Rd,
|
H A D | ARMAssemblerProxy.cpp | 110 // LDR(B)/STR(B)/PLD 212 void ARMAssemblerProxy::LDR(int cc, int Rd, int Rn, uint32_t offset) { function in class:android::ARMAssemblerProxy 213 mTarget->LDR(cc, Rd, Rn, offset);
|
H A D | ARMAssemblerProxy.h | 64 // LDR(B)/STR(B)/PLD 104 virtual void LDR (int cc, int Rd,
|
H A D | GGLAssembler.h | 35 LDR(AL, REG, mBuilderContext.Rctx, immed12_pre(GGL_OFFSETOF(FIELD))) 150 mGen.LDR(mGen.AL, reg, mGen.SP, mGen.immed12_post(4));
|
H A D | MIPSAssembler.cpp | 256 // LDR(B)/STR(B)/PLD (immediate and Rm can be negative, which indicate U=0) 260 "LDR(B)/STR(B)/PLD immediate too big (%08x)", 270 "LDR(B)/STR(B)/PLD immediate too big (%08x)", 768 void ArmToMipsAssembler::LDR(int cc, int Rd, int Rn, uint32_t offset) function in class:android::ArmToMipsAssembler 780 Rn = R_sp; // convert LDR via Arm SP to LW via Mips SP
|
H A D | MIPSAssembler.h | 73 // LDR(B)/STR(B)/PLD 115 virtual void LDR (int cc, int Rd,
|
H A D | load_store.cpp | 74 if (inc) LDR(AL, s.reg, addr.reg, immed12_post(4)); 75 else LDR(AL, s.reg, addr.reg);
|
H A D | texturing.cpp | 926 LDR(AL, pixel, txPtr.reg, reg_scale_pre(u)); 939 LDR(AL, pixellb, txPtr.reg, reg_scale_pre(offsetlb)); 963 LDR(AL, pixel, txPtr.reg); 979 LDR(AL, pixel, txPtr.reg, reg_scale_pre(offsetrt)); 1022 LDR(AL, pixel, txPtr.reg, reg_scale_pre(offset)); 1038 LDR(AL, pixel, txPtr.reg, reg_scale_pre(offset)); 1053 LDR(AL, pixel, txPtr.reg); 1067 LDR(AL, pixel, txPtr.reg, reg_scale_pre(offset));
|