1633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#ifndef _ASM_MSGBUF_H
2633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#define _ASM_MSGBUF_H
3633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham
4633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham
5633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham/*
6633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * The msqid64_ds structure for the MIPS architecture.
7633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * Note extra padding because this structure is passed back and forth
8633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * between kernel and user space.
9633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham *
10633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * Pad space is left for:
11633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * - extension of time_t to 64-bit on 32-bitsystem to solve the y2038 problem
12633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham * - 2 miscellaneous unsigned long values
13633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham */
14633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham
15633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandhamstruct msqid64_ds {
16633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	struct ipc64_perm msg_perm;
17633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && !defined(CONFIG_CPU_LITTLE_ENDIAN)
18633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused1;
19633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
20633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	__kernel_time_t msg_stime;	/* last msgsnd time */
21633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_LITTLE_ENDIAN)
22633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused1;
23633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
24633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && !defined(CONFIG_CPU_LITTLE_ENDIAN)
25633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused2;
26633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
27633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	__kernel_time_t msg_rtime;	/* last msgrcv time */
28633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_LITTLE_ENDIAN)
29633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused2;
30633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
31633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && !defined(CONFIG_CPU_LITTLE_ENDIAN)
32633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused3;
33633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
34633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	__kernel_time_t msg_ctime;	/* last change time */
35633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#if defined(CONFIG_32BIT) && defined(CONFIG_CPU_LITTLE_ENDIAN)
36633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long	__unused3;
37633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif
38633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long  msg_cbytes;	/* current number of bytes on queue */
39633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long  msg_qnum;	/* number of messages in queue */
40633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long  msg_qbytes;	/* max number of bytes on queue */
41633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	__kernel_pid_t msg_lspid;	/* pid of last msgsnd */
42633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	__kernel_pid_t msg_lrpid;	/* last receive pid */
43633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long  __unused4;
44633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham	unsigned long  __unused5;
45633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham};
46633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham
47633c3473533ad9f2cca069b22cc5d95cd4e3510bRaghu Gandham#endif /* _ASM_MSGBUF_H */
48