Searched defs:Reg (Results 1 - 25 of 193) sorted by relevance

12345678

/external/llvm/lib/MC/
H A DMCRegisterInfo.cpp18 unsigned MCRegisterInfo::getMatchingSuperReg(unsigned Reg, unsigned SubIdx, argument
20 for (MCSuperRegIterator Supers(Reg, this); Supers.isValid(); ++Supers)
21 if (RC->contains(*Supers) && Reg == getSubReg(*Supers, SubIdx))
26 unsigned MCRegisterInfo::getSubReg(unsigned Reg, unsigned Idx) const { argument
31 const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices;
32 for (MCSubRegIterator Subs(Reg, this); Subs.isValid(); ++Subs, ++SRI)
38 unsigned MCRegisterInfo::getSubRegIndex(unsigned Reg, unsigned SubReg) const {
42 const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices;
43 for (MCSubRegIterator Subs(Reg, this); Subs.isValid(); ++Subs, ++SRI)
/external/llvm/include/llvm/MC/
H A DMCInstBuilder.h32 MCInstBuilder &addReg(unsigned Reg) { argument
33 Inst.addOperand(MCOperand::CreateReg(Reg));
H A DMCWin64EH.h36 MCWin64EHInstruction(OpType Op, MCSymbol *L, unsigned Reg) argument
37 : Operation(Op), Label(L), Offset(0), Register(Reg) {
43 MCWin64EHInstruction(OpType Op, MCSymbol *L, unsigned Reg, unsigned Off) argument
44 : Operation(Op), Label(L), Offset(Off), Register(Reg) {
/external/llvm/lib/CodeGen/
H A DAllocationOrder.h52 unsigned Reg = Order[Pos++]; local
53 if (!isHint(Reg))
54 return Reg;
H A DRegAllocBase.cpp71 unsigned Reg = TargetRegisterInfo::index2VirtReg(i); local
72 if (MRI->reg_nodbg_empty(Reg))
74 enqueue(&LIS->getInterval(Reg));
H A DDeadMachineInstructionElim.cpp69 unsigned Reg = MO.getReg(); local
70 if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
72 if (LivePhysRegs.test(Reg) || MRI->isReserved(Reg))
75 if (!MRI->use_nodbg_empty(Reg))
127 unsigned Reg = MO.getReg(); local
128 if (!TargetRegisterInfo::isVirtualRegister(Reg))
131 for (MachineRegisterInfo::use_iterator I = MRI->use_begin(Reg),
155 unsigned Reg = MO.getReg(); local
156 if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
174 unsigned Reg = MO.getReg(); local
[all...]
H A DProcessImplicitDefs.cpp78 unsigned Reg = MI->getOperand(0).getReg(); local
80 if (TargetRegisterInfo::isVirtualRegister(Reg)) {
84 MRI->use_nodbg_begin(Reg),
110 !TRI->regsOverlap(Reg, UserReg))
112 // UserMI uses or redefines Reg. Set <undef> flags on all uses.
H A DCallingConvLower.cpp59 void CCState::MarkAllocated(unsigned Reg) { argument
60 for (MCRegAliasIterator AI(Reg, &TRI, true); AI.isValid(); ++AI)
H A DLiveRangeCalc.cpp39 void LiveRangeCalc::createDeadDefs(LiveInterval *LI, unsigned Reg) { argument
42 // Visit all def operands. If the same instruction has multiple defs of Reg,
45 I = MRI->def_begin(Reg), E = MRI->def_end(); I != E; ++I) {
63 void LiveRangeCalc::extendToUses(LiveInterval *LI, unsigned Reg) { argument
66 // Visit all operands that read Reg. This may include partial defs.
67 for (MachineRegisterInfo::reg_nodbg_iterator I = MRI->reg_nodbg_begin(Reg),
76 // MI is reading Reg. We may have visited MI before if it happens to be
77 // reading Reg multiple times. That is OK, extend() is idempotent.
84 // PHI operands are paired: (Reg, PredMBB).
102 extend(LI, Idx, Reg);
[all...]
H A DMachineCopyPropagation.cpp51 void SourceNoLongerAvailable(unsigned Reg,
65 MachineCopyPropagation::SourceNoLongerAvailable(unsigned Reg, argument
68 for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI) {
242 unsigned Reg = MO.getReg(); local
243 if (!Reg)
246 if (TargetRegisterInfo::isVirtualRegister(Reg))
251 Defs.push_back(Reg);
255 // If 'Reg' is defined by a copy, the copy is no longer a candidate
257 for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI) {
274 unsigned Reg local
291 unsigned Reg = Defs[i]; local
[all...]
/external/llvm/lib/Target/Sparc/
H A DSparcMachineFunctionInfo.h38 void setGlobalBaseReg(unsigned Reg) { GlobalBaseReg = Reg; } argument
44 void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; } argument
/external/llvm/lib/Target/ARM/
H A DARMBaseRegisterInfo.h38 static inline bool isARMArea1Register(unsigned Reg, bool isIOS) { argument
40 switch (Reg) {
53 static inline bool isARMArea2Register(unsigned Reg, bool isIOS) { argument
55 switch (Reg) {
64 static inline bool isARMArea3Register(unsigned Reg, bool isIOS) { argument
66 switch (Reg) {
120 void UpdateRegAllocHint(unsigned Reg, unsigned NewReg,
148 bool isLowRegister(unsigned Reg) const;
H A DARMCallingConv.h34 if (unsigned Reg = State.AllocateReg(RegList, 4))
35 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
49 if (unsigned Reg = State.AllocateReg(RegList, 4))
50 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
78 unsigned Reg = State.AllocateReg(HiRegList, ShadowRegList, 2); local
79 if (Reg == 0) {
93 if (HiRegList[i] == Reg)
100 State.addLoc(CCValAssign::getCustomReg(ValNo, ValVT, Reg, LocVT, LocInfo));
123 unsigned Reg = State.AllocateReg(HiRegList, LoRegList, 2); local
124 if (Reg
[all...]
/external/qemu/target-i386/
H A Dops_sse_header.h21 #define Reg MMXReg macro
24 #define Reg XMMReg macro
31 #define dh_ctype_Reg Reg *
38 DEF_HELPER_2(glue(psrlw, SUFFIX), void, Reg, Reg) variable
39 DEF_HELPER_2(glue(psraw, SUFFIX), void, Reg, Reg) variable
40 DEF_HELPER_2(glue(psllw, SUFFIX), void, Reg, Reg) variable
41 DEF_HELPER_2(glue(psrld, SUFFIX), void, Reg, Re variable
42 DEF_HELPER_2(glue(psrad, SUFFIX), void, Reg, Reg) variable
43 DEF_HELPER_2(glue(pslld, SUFFIX), void, Reg, Reg) variable
44 DEF_HELPER_2(glue(psrlq, SUFFIX), void, Reg, Reg) variable
45 DEF_HELPER_2(glue(psllq, SUFFIX), void, Reg, Reg) variable
48 DEF_HELPER_2(glue(psrldq, SUFFIX), void, Reg, Reg) variable
49 DEF_HELPER_2(glue(pslldq, SUFFIX), void, Reg, Reg) variable
113 DEF_HELPER_2(glue(pmuludq, SUFFIX), void, Reg, Reg) variable
114 DEF_HELPER_2(glue(pmaddwd, SUFFIX), void, Reg, Reg) variable
116 DEF_HELPER_2(glue(psadbw, SUFFIX), void, Reg, Reg) variable
117 DEF_HELPER_3(glue(maskmov, SUFFIX), void, Reg, Reg, tl) variable
118 DEF_HELPER_2(glue(movl_mm_T0, SUFFIX), void, Reg, i32) variable
120 DEF_HELPER_2(glue(movq_mm_T0, SUFFIX), void, Reg, i64) variable
124 DEF_HELPER_3(glue(pshufw, SUFFIX), void, Reg, Reg, int) variable
225 DEF_HELPER_2(glue(packsswb, SUFFIX), void, Reg, Reg) variable
226 DEF_HELPER_2(glue(packuswb, SUFFIX), void, Reg, Reg) variable
227 DEF_HELPER_2(glue(packssdw, SUFFIX), void, Reg, Reg) variable
237 DEF_HELPER_2(glue(punpcklqdq, SUFFIX), void, Reg, Reg) variable
238 DEF_HELPER_2(glue(punpckhqdq, SUFFIX), void, Reg, Reg) variable
265 DEF_HELPER_2(glue(phaddw, SUFFIX), void, Reg, Reg) variable
266 DEF_HELPER_2(glue(phaddd, SUFFIX), void, Reg, Reg) variable
267 DEF_HELPER_2(glue(phaddsw, SUFFIX), void, Reg, Reg) variable
268 DEF_HELPER_2(glue(phsubw, SUFFIX), void, Reg, Reg) variable
269 DEF_HELPER_2(glue(phsubd, SUFFIX), void, Reg, Reg) variable
270 DEF_HELPER_2(glue(phsubsw, SUFFIX), void, Reg, Reg) variable
271 DEF_HELPER_2(glue(pabsb, SUFFIX), void, Reg, Reg) variable
272 DEF_HELPER_2(glue(pabsw, SUFFIX), void, Reg, Reg) variable
273 DEF_HELPER_2(glue(pabsd, SUFFIX), void, Reg, Reg) variable
274 DEF_HELPER_2(glue(pmaddubsw, SUFFIX), void, Reg, Reg) variable
275 DEF_HELPER_2(glue(pmulhrsw, SUFFIX), void, Reg, Reg) variable
276 DEF_HELPER_2(glue(pshufb, SUFFIX), void, Reg, Reg) variable
277 DEF_HELPER_2(glue(psignb, SUFFIX), void, Reg, Reg) variable
278 DEF_HELPER_2(glue(psignw, SUFFIX), void, Reg, Reg) variable
279 DEF_HELPER_2(glue(psignd, SUFFIX), void, Reg, Reg) variable
280 DEF_HELPER_3(glue(palignr, SUFFIX), void, Reg, Reg, s32) variable
284 DEF_HELPER_2(glue(pblendvb, SUFFIX), void, Reg, Reg) variable
285 DEF_HELPER_2(glue(blendvps, SUFFIX), void, Reg, Reg) variable
286 DEF_HELPER_2(glue(blendvpd, SUFFIX), void, Reg, Reg) variable
287 DEF_HELPER_2(glue(ptest, SUFFIX), void, Reg, Reg) variable
288 DEF_HELPER_2(glue(pmovsxbw, SUFFIX), void, Reg, Reg) variable
289 DEF_HELPER_2(glue(pmovsxbd, SUFFIX), void, Reg, Reg) variable
290 DEF_HELPER_2(glue(pmovsxbq, SUFFIX), void, Reg, Reg) variable
291 DEF_HELPER_2(glue(pmovsxwd, SUFFIX), void, Reg, Reg) variable
292 DEF_HELPER_2(glue(pmovsxwq, SUFFIX), void, Reg, Reg) variable
293 DEF_HELPER_2(glue(pmovsxdq, SUFFIX), void, Reg, Reg) variable
294 DEF_HELPER_2(glue(pmovzxbw, SUFFIX), void, Reg, Reg) variable
295 DEF_HELPER_2(glue(pmovzxbd, SUFFIX), void, Reg, Reg) variable
296 DEF_HELPER_2(glue(pmovzxbq, SUFFIX), void, Reg, Reg) variable
297 DEF_HELPER_2(glue(pmovzxwd, SUFFIX), void, Reg, Reg) variable
298 DEF_HELPER_2(glue(pmovzxwq, SUFFIX), void, Reg, Reg) variable
299 DEF_HELPER_2(glue(pmovzxdq, SUFFIX), void, Reg, Reg) variable
300 DEF_HELPER_2(glue(pmuldq, SUFFIX), void, Reg, Reg) variable
301 DEF_HELPER_2(glue(pcmpeqq, SUFFIX), void, Reg, Reg) variable
302 DEF_HELPER_2(glue(packusdw, SUFFIX), void, Reg, Reg) variable
303 DEF_HELPER_2(glue(pminsb, SUFFIX), void, Reg, Reg) variable
304 DEF_HELPER_2(glue(pminsd, SUFFIX), void, Reg, Reg) variable
305 DEF_HELPER_2(glue(pminuw, SUFFIX), void, Reg, Reg) variable
306 DEF_HELPER_2(glue(pminud, SUFFIX), void, Reg, Reg) variable
307 DEF_HELPER_2(glue(pmaxsb, SUFFIX), void, Reg, Reg) variable
308 DEF_HELPER_2(glue(pmaxsd, SUFFIX), void, Reg, Reg) variable
309 DEF_HELPER_2(glue(pmaxuw, SUFFIX), void, Reg, Reg) variable
310 DEF_HELPER_2(glue(pmaxud, SUFFIX), void, Reg, Reg) variable
311 DEF_HELPER_2(glue(pmulld, SUFFIX), void, Reg, Reg) variable
312 DEF_HELPER_2(glue(phminposuw, SUFFIX), void, Reg, Reg) variable
313 DEF_HELPER_3(glue(roundps, SUFFIX), void, Reg, Reg, i32) variable
314 DEF_HELPER_3(glue(roundpd, SUFFIX), void, Reg, Reg, i32) variable
315 DEF_HELPER_3(glue(roundss, SUFFIX), void, Reg, Reg, i32) variable
316 DEF_HELPER_3(glue(roundsd, SUFFIX), void, Reg, Reg, i32) variable
317 DEF_HELPER_3(glue(blendps, SUFFIX), void, Reg, Reg, i32) variable
318 DEF_HELPER_3(glue(blendpd, SUFFIX), void, Reg, Reg, i32) variable
319 DEF_HELPER_3(glue(pblendw, SUFFIX), void, Reg, Reg, i32) variable
320 DEF_HELPER_3(glue(dpps, SUFFIX), void, Reg, Reg, i32) variable
321 DEF_HELPER_3(glue(dppd, SUFFIX), void, Reg, Reg, i32) variable
322 DEF_HELPER_3(glue(mpsadbw, SUFFIX), void, Reg, Reg, i32) variable
327 DEF_HELPER_2(glue(pcmpgtq, SUFFIX), void, Reg, Reg) variable
328 DEF_HELPER_3(glue(pcmpestri, SUFFIX), void, Reg, Reg, i32) variable
329 DEF_HELPER_3(glue(pcmpestrm, SUFFIX), void, Reg, Reg, i32) variable
330 DEF_HELPER_3(glue(pcmpistri, SUFFIX), void, Reg, Reg, i32) variable
331 DEF_HELPER_3(glue(pcmpistrm, SUFFIX), void, Reg, Reg, i32) variable
337 #undef Reg macro
[all...]
/external/llvm/lib/Target/Hexagon/
H A DHexagonMachineFunctionInfo.h43 void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; } argument
H A DHexagonCallingConvLower.cpp58 void Hexagon_CCState::MarkAllocated(unsigned Reg) { argument
59 for (MCRegAliasIterator AI(Reg, &TRI, true); AI.isValid(); ++AI)
101 unsigned Reg = Hexagon::R0; local
102 addLoc(CCValAssign::getReg(0, MVT::i32, Reg, MVT::i32,
107 unsigned Reg = Hexagon::D0; local
108 addLoc(CCValAssign::getReg(0, MVT::i64, Reg, MVT::i64,
H A DHexagonCallingConvLower.h74 bool isAllocated(unsigned Reg) const {
75 return UsedRegs[Reg/32] & (1 << (Reg&31));
121 unsigned AllocateReg(unsigned Reg) { argument
122 if (isAllocated(Reg)) return 0;
123 MarkAllocated(Reg);
124 return Reg;
128 unsigned AllocateReg(unsigned Reg, unsigned ShadowReg) { argument
129 if (isAllocated(Reg)) return 0;
130 MarkAllocated(Reg);
144 unsigned Reg = Regs[FirstUnalloc]; local
157 unsigned Reg = Regs[FirstUnalloc], ShadowReg = ShadowRegs[FirstUnalloc]; local
[all...]
/external/llvm/lib/Target/Mips/
H A DMips16FrameLowering.cpp118 unsigned Reg = CSI[i].getReg(); local
119 bool IsRAAndRetAddrIsTaken = (Reg == Mips::RA)
122 EntryBlock->addLiveIn(Reg);
H A DMipsMachineFunction.h69 void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; } argument
92 int getEhDataRegFI(unsigned Reg) const { return EhDataRegFI[Reg]; }
H A DMipsSERegisterInfo.cpp114 unsigned Reg = TII.loadImmediate(Offset, MBB, II, DL, &NewImm); local
115 BuildMI(MBB, II, DL, TII.get(ADDu), Reg).addReg(FrameReg)
116 .addReg(Reg, RegState::Kill);
118 FrameReg = Reg;
/external/llvm/lib/Target/X86/
H A DX86FloatingPoint.cpp1 //===-- X86FloatingPoint.cpp - Floating point Reg -> Stack converter ------===//
118 unsigned Reg = *I - X86::FP0; local
119 if (Reg < 8)
120 Mask |= 1 << Reg;
227 void pushReg(unsigned Reg) {
228 assert(Reg < NumFPRegs && "Register number out of range!");
231 Stack[StackTop] = Reg;
232 RegMap[Reg] = StackTop++;
288 void freeStackSlotAfter(MachineBasicBlock::iterator &I, unsigned Reg);
331 unsigned Reg
[all...]
/external/llvm/include/llvm/CodeGen/
H A DFunctionLoweringInfo.h148 const LiveOutInfo *GetLiveOutRegInfo(unsigned Reg) { argument
149 if (!LiveOutRegInfo.inBounds(Reg))
152 const LiveOutInfo *LOI = &LiveOutRegInfo[Reg];
164 const LiveOutInfo *GetLiveOutRegInfo(unsigned Reg, unsigned BitWidth);
167 void AddLiveOutRegInfo(unsigned Reg, unsigned NumSignBits, argument
173 LiveOutRegInfo.grow(Reg);
174 LiveOutInfo &LOI = LiveOutRegInfo[Reg];
192 unsigned Reg = It->second; local
193 LiveOutRegInfo.grow(Reg);
194 LiveOutRegInfo[Reg]
[all...]
H A DLiveVariables.h108 /// isLiveIn - Is Reg live in to MBB? This means that Reg is live through
109 /// MBB, or it is killed in MBB. If Reg is only used by PHI instructions in
112 unsigned Reg,
152 /// HandlePhysRegKill - Add kills of Reg and its sub-registers to the
155 bool HandlePhysRegKill(unsigned Reg, MachineInstr *MI);
160 void HandlePhysRegUse(unsigned Reg, MachineInstr *MI);
161 void HandlePhysRegDef(unsigned Reg, MachineInstr *MI,
167 MachineInstr *FindLastRefOrPartRef(unsigned Reg);
172 MachineInstr *FindLastPartialDef(unsigned Reg,
283 isLiveIn(unsigned Reg, const MachineBasicBlock &MBB) argument
301 isPHIJoin(unsigned Reg) argument
304 setPHIJoin(unsigned Reg) argument
[all...]
H A DRegisterScavenging.h127 void setUsed(unsigned Reg);
130 bool isReserved(unsigned Reg) const { return MRI->isReserved(Reg); }
136 bool isUsed(unsigned Reg, bool CheckReserved = true) const { argument
137 return !RegsAvailable.test(Reg) || (CheckReserved && isReserved(Reg));
140 /// isAliasUsed - Is Reg or an alias currently in use?
141 bool isAliasUsed(unsigned Reg) const;
152 /// Add Reg and all its sub-registers to BV.
153 void addRegWithSubRegs(BitVector &BV, unsigned Reg);
[all...]
/external/llvm/include/llvm/Target/
H A DTargetFrameLowering.h42 unsigned Reg; member in struct:llvm::TargetFrameLowering::SpillSlot

Completed in 354 milliseconds

12345678