Searched refs:liveRegs (Results 1 - 5 of 5) sorted by relevance
/dalvik/vm/analysis/ |
H A D | VfyBasicBlock.h | 35 * "liveRegs" indicates the set of registers that are live at the end of 46 BitVector* liveRegs; /* liveness for each register */ member in struct:VfyBasicBlock
|
H A D | Liveness.cpp | 147 assert(workBlock->liveRegs != NULL); 148 dvmCopyBitVector(workBits, workBlock->liveRegs); 151 dumpLiveState(vdata, 0xfffd, workBlock->liveRegs); 183 BitVector* lineBits = vdata->registerLines[curIdx].liveRegs; 185 lineBits = vdata->registerLines[curIdx].liveRegs = 216 pred->changed = dvmCheckMergeBitVectors(pred->liveRegs, workBits); 220 dumpLiveState(vdata, 0xfffa, pred->liveRegs); 251 if (vdata->registerLines[checkIdx].liveRegs == NULL) { 253 "GLITCH: no liveRegs for GC point 0x%04x", checkIdx); 256 } else if (vdata->registerLines[checkIdx].liveRegs ! 758 BitVector* liveRegs = vdata->registerLines[idx].liveRegs; local [all...] |
H A D | CodeVerify.h | 131 * If live-precise register maps are enabled, the "liveRegs" vector will 141 BitVector* liveRegs; member in struct:RegisterLine
|
H A D | VfyBasicBlock.cpp | 94 newBlock->liveRegs = dvmAllocBitVector(vdata->insnRegCount, false); 95 if (newBlock->liveRegs == NULL) { 547 dvmFreeBitVector(block->liveRegs);
|
H A D | CodeVerify.cpp | 3169 BitVector* liveRegs = vdata->registerLines[idx].liveRegs; local 3170 if (liveRegs != NULL) 3171 dvmFreeBitVector(liveRegs); 6159 * We can't use registerLine->liveRegs because it might be the 6162 BitVector* liveRegs = vdata->registerLines[addr].liveRegs; local 6163 if (liveRegs != NULL) { 6169 bool isLive = dvmIsBitSet(liveRegs, i);
|
Completed in 326 milliseconds