Searched refs:s4 (Results 1 - 25 of 82) sorted by relevance

1234

/dalvik/vm/mterp/c/
H A DOP_SHL_INT.cpp1 HANDLE_OP_SHX_INT(OP_SHL_INT, "shl", (s4), <<)
H A DOP_SHL_INT_2ADDR.cpp1 HANDLE_OP_SHX_INT_2ADDR(OP_SHL_INT_2ADDR, "shl", (s4), <<)
H A DOP_SHL_INT_LIT8.cpp1 HANDLE_OP_SHX_INT_LIT8(OP_SHL_INT_LIT8, "shl", (s4), <<)
H A DOP_SHR_INT.cpp1 HANDLE_OP_SHX_INT(OP_SHR_INT, "shr", (s4), >>)
H A DOP_SHR_INT_2ADDR.cpp1 HANDLE_OP_SHX_INT_2ADDR(OP_SHR_INT_2ADDR, "shr", (s4), >>)
H A DOP_SHR_INT_LIT8.cpp1 HANDLE_OP_SHX_INT_LIT8(OP_SHR_INT_LIT8, "shr", (s4), >>)
H A DOP_CONST_4.cpp3 s4 tmp;
6 tmp = (s4) (INST_B(inst) << 28) >> 28; // sign extend 4-bit value
7 ILOGV("|const/4 v%d,#0x%02x", vdst, (s4)tmp);
H A DOP_DOUBLE_TO_INT.cpp2 double, _DOUBLE, s4, _INT)
H A DOP_FLOAT_TO_INT.cpp2 float, _FLOAT, s4, _INT)
H A DOP_GOTO_32.cpp3 s4 offset = FETCH(1); /* low-order 16 bits */
4 offset |= ((s4) FETCH(2)) << 16; /* high-order 16 bits */
H A DOP_GOTO_16.cpp3 s4 offset = (s2) FETCH(1); /* sign-extend next code unit */
H A DOP_NEW_ARRAY.cpp5 s4 length;
13 vdst, vsrc1, ref, (s4) GET_REGISTER(vsrc1));
14 length = (s4) GET_REGISTER(vsrc1);
H A DOP_FILL_ARRAY_DATA.cpp4 s4 offset;
9 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
H A DOP_PACKED_SWITCH.cpp5 s4 offset;
8 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
H A DOP_SPARSE_SWITCH.cpp5 s4 offset;
8 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
H A DOP_CONST_WIDE_32.cpp9 SET_REGISTER_WIDE(vdst, (s4) tmp);
H A DOP_RSUB_INT.cpp7 SET_REGISTER(vdst, (s2) vsrc2 - (s4) GET_REGISTER(vsrc1));
H A DOP_RSUB_INT_LIT8.cpp9 SET_REGISTER(vdst, (s1) vsrc2 - (s4) GET_REGISTER(vsrc1));
/dalvik/vm/compiler/codegen/x86/
H A DNcgHelper.h21 s4 dvmNcgHandlePackedSwitch(const s4*, s4, u2, s4);
22 s4 dvmNcgHandleSparseSwitch(const s4*, u2, s4);
23 s4 dvmJitHandlePackedSwitch(const s4*, s4, u
[all...]
H A DNcgHelper.cpp29 s4 dvmNcgHandlePackedSwitch(const s4* entries, s4 firstKey, u2 size, s4 testVal)
47 s4 dvmJitHandlePackedSwitch(const s4* entries, s4 firstKey, u2 size, s4 testVal)
67 s4 dvmNcgHandleSparseSwitch(const s4* key
[all...]
H A DLowerConst.cpp69 s4 tmp = (s4) (INST_B(inst) << 28) >> 28;
91 set_VR_to_imm(vA, OpndSize_32, (s4)tmp);
101 set_VR_to_imm(vA, OpndSize_32, (s4)tmp<<16); //??
123 set_VR_to_imm(vA, OpndSize_32, (s4)tmp);
124 set_VR_to_imm(vA+1, OpndSize_32, (s4)tmp>>31);
135 set_VR_to_imm(vA, OpndSize_32, (s4)tmp);
138 set_VR_to_imm(vA+1, OpndSize_32, (s4)tmp);
149 set_VR_to_imm(vA+1, OpndSize_32, (s4)tmp<<16);
/dalvik/docs/
H A Dporting-proto.c.txt33 typedef int32_t s4;
38 s4 iadd32(s4 x, s4 y) { return x + y; }
43 s4 isub32(s4 x, s4 y) { return x - y; }
48 s4 irsub32lit8(s4 x) { return 25 - x; }
50 s4 imul3
[all...]
/dalvik/vm/interp/
H A DInterpDefs.h62 extern "C" s4 dvmInterpHandlePackedSwitch(const u2* switchData, s4 testVal);
63 extern "C" s4 dvmInterpHandleSparseSwitch(const u2* switchData, s4 testVal);
109 * Construct an s4 from two consecutive half-words of switch data.
116 static inline s4 s4FromSwitchData(const void* switchData) {
117 return *(s4*) switchData;
120 static inline s4 s4FromSwitchData(const void* switchData) {
122 return data[0] | (((s4) data[1]) << 16);
/dalvik/vm/analysis/
H A DVerifySubs.h66 int curOffset, s4* pOffset, bool* pConditional);
69 char dvmDetermineCat1Const(s4 value);
/dalvik/vm/oo/
H A DObjectInlines.h66 INLINE s4 dvmGetFieldInt(const Object* obj, int offset) {
82 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
86 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
90 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
94 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
97 INLINE s4 dvmGetFieldIntVolatile(const Object* obj, int offset) {
98 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
102 union { s4 ival; float fval; } alias;
103 s4* ptr = &((JValue*)BYTE_OFFSET(obj, offset))->i;
137 INLINE void dvmSetFieldInt(Object* obj, int offset, s4 va
[all...]

Completed in 1073 milliseconds

1234