Searched defs:isLd (Results 1 - 1 of 1) sorted by relevance
| /external/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 865 bool isLd = isi32Load(Opcode) || Opcode == ARM::VLDRS || Opcode == ARM::VLDRD;
932 .addReg(Base, getKillRegState(isLd ? BaseKill : false))
934 .addReg(MO.getReg(), (isLd ? getDefRegState(true) :
936 } else if (isLd) {
1117 bool isLd = Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8; local
1118 bool EvenDeadKill = isLd ?
1121 bool OddDeadKill = isLd ?
1135 unsigned NewOpc = (isLd)
1138 if (isLd) {
1142 .addReg(EvenReg, getDefRegState(isLd) | getDeadRegStat
1511 IsSafeAndProfitableToMove(bool isLd, unsigned Base, MachineBasicBlock::iterator I, MachineBasicBlock::iterator E, SmallPtrSet<MachineInstr*, 4> &MemOps, SmallSet<unsigned, 4> &MemRegs, const TargetRegisterInfo *TRI) argument
1658 RescheduleOps(MachineBasicBlock *MBB, SmallVectorImpl<MachineInstr *> &Ops, unsigned Base, bool isLd, DenseMap<MachineInstr*, unsigned> &MI2LocMap) argument
1843 bool isLd = isi32Load(Opc) || Opc == ARM::VLDRS || Opc == ARM::VLDRD; local
[all...] |
Completed in 104 milliseconds