| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| H A D | AMDILNIDevice.cpp | 65 mHWBits.set(AMDGPUDeviceInfo::FMA);
|
| H A D | AMDILEvergreenDevice.cpp | 133 mHWBits.set(AMDGPUDeviceInfo::FMA);
147 mSWBits.set(AMDGPUDeviceInfo::FMA);
164 mSWBits.set(AMDGPUDeviceInfo::FMA);
|
| H A D | AMDILDeviceInfo.h | 46 FMA = 0xC, // Use HW FMA or SW FMA. enumerator in enum:llvm::AMDGPUDeviceInfo::Caps
|
| H A D | AMDIL7XXDevice.cpp | 104 mSWBits.set(AMDGPUDeviceInfo::FMA);
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| H A D | AMDILNIDevice.cpp | 65 mHWBits.set(AMDGPUDeviceInfo::FMA);
|
| H A D | AMDILEvergreenDevice.cpp | 133 mHWBits.set(AMDGPUDeviceInfo::FMA);
147 mSWBits.set(AMDGPUDeviceInfo::FMA);
164 mSWBits.set(AMDGPUDeviceInfo::FMA);
|
| H A D | AMDILDeviceInfo.h | 46 FMA = 0xC, // Use HW FMA or SW FMA. enumerator in enum:llvm::AMDGPUDeviceInfo::Caps
|
| H A D | AMDIL7XXDevice.cpp | 104 mSWBits.set(AMDGPUDeviceInfo::FMA);
|
| /external/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 222 FADD, FSUB, FMUL, FMA, FDIV, FREM, enumerator in enum:llvm::ISD::NodeType
|
| /external/llvm/lib/CodeGen/ |
| H A D | BasicTargetTransformInfo.cpp | 453 case Intrinsic::fma: ISD = ISD::FMA; break;
454 case Intrinsic::fmuladd: ISD = ISD::FMA; break; // FIXME: mul + add?
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 177 case ISD::FMA: return "fma";
|
| H A D | LegalizeVectorOps.cpp | 247 case ISD::FMA:
|
| H A D | LegalizeFloatTypes.cpp | 80 case ISD::FMA: R = SoftenFloatRes_FMA(N); break;
812 case ISD::FMA: ExpandFloatRes_FMA(N, Lo, Hi); break;
|
| H A D | LegalizeVectorTypes.cpp | 118 case ISD::FMA:
575 case ISD::FMA:
1515 case ISD::FMA:
|
| H A D | DAGCombiner.cpp | 1152 case ISD::FMA: return visitFMA(N);
6084 // FADD -> FMA combines:
6088 (!LegalOperations || TLI.isOperationLegalOrCustom(ISD::FMA, VT))) {
6092 return DAG.getNode(ISD::FMA, SDLoc(N), VT,
6098 return DAG.getNode(ISD::FMA, SDLoc(N), VT,
6161 // FSUB -> FMA combines:
6165 (!LegalOperations || TLI.isOperationLegalOrCustom(ISD::FMA, VT))) {
6169 return DAG.getNode(ISD::FMA, dl, VT,
6176 return DAG.getNode(ISD::FMA, dl, VT,
6187 return DAG.getNode(ISD::FMA, d
[all...] |
| H A D | SelectionDAGBuilder.cpp | 4926 setValue(&I, DAG.getNode(ISD::FMA, sdl,
4936 setValue(&I, DAG.getNode(ISD::FMA, sdl,
|
| H A D | LegalizeDAG.cpp | 3254 case ISD::FMA:
|
| /external/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1328 setOperationAction(ISD::FMA , MVT::f64, Expand);
1333 setOperationAction(ISD::FMA , MVT::f32, Expand);
|
| /external/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 220 setOperationAction(ISD::FMA, MVT::f32, Legal);
221 setOperationAction(ISD::FMA, MVT::f64, Legal);
222 setOperationAction(ISD::FMA, MVT::f128, Expand);
|
| /external/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 742 // We don't support FMA.
743 setOperationAction(ISD::FMA, MVT::f64, Expand);
744 setOperationAction(ISD::FMA, MVT::f32, Expand);
777 setOperationAction(ISD::FMA, MVT::f80, Expand);
821 setOperationAction(ISD::FMA, VT, Expand);
1202 setOperationAction(ISD::FMA, MVT::v8f32, Legal);
1203 setOperationAction(ISD::FMA, MVT::v4f64, Legal);
1204 setOperationAction(ISD::FMA, MVT::v4f32, Legal);
1205 setOperationAction(ISD::FMA, MVT::v2f64, Legal);
1206 setOperationAction(ISD::FMA, MV
[all...] |
| /external/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 339 setOperationAction(ISD::FMA, MVT::f32, Expand);
340 setOperationAction(ISD::FMA, MVT::f64, Expand);
|
| /external/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 507 setOperationAction(ISD::FMA, MVT::v2f64, Expand);
585 // NEON only has FMA instructions as of VFP4.
587 setOperationAction(ISD::FMA, MVT::v2f32, Expand);
588 setOperationAction(ISD::FMA, MVT::v4f32, Expand);
853 setOperationAction(ISD::FMA, MVT::f64, Expand);
854 setOperationAction(ISD::FMA, MVT::f32, Expand);
|
| /external/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 131 setOperationAction(ISD::FMA , MVT::f64, Legal);
137 setOperationAction(ISD::FMA , MVT::f32, Legal);
469 setOperationAction(ISD::FMA, MVT::v4f32, Legal);
|
| /external/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 219 setOperationAction(ISD::FMA, MVT::f128, Expand);
|
| /external/llvm/unittests/ADT/ |
| H A D | APFloatTest.cpp | 456 TEST(APFloatTest, FMA) {
|