Searched refs:CP0C0_K0 (Results 1 - 2 of 2) sorted by relevance

/external/qemu/target-mips/
H A Dtranslate_init.c25 ((1 << CP0C0_M) | (0x2 << CP0C0_K0))
314 .CP0_Config0 = (1 << 17) | (0x1 << 9) | (0x1 << 6) | (0x2 << CP0C0_K0),
333 .CP0_Config0 = (1 << 17) | (0x1 << 9) | (0x1 << 6) | (0x2 << CP0C0_K0),
H A Dcpu.h334 #define CP0C0_K0 0 macro

Completed in 58 milliseconds