Searched refs:CP0SRSC1_M (Results 1 - 2 of 2) sorted by relevance
| /external/qemu/target-mips/ | ||
| H A D | cpu.h | 241 #define CP0SRSC1_M 31 macro |
| H A D | translate_init.c | 293 .CP0_SRSConf1 = (1 << CP0SRSC1_M) | (0x3fe << CP0SRSC1_SRS6) | |
Completed in 32 milliseconds