Searched refs:CP0SRSC4_SRS15 (Results 1 - 2 of 2) sorted by relevance

/external/qemu/target-mips/
H A Dcpu.h259 #define CP0SRSC4_SRS15 20 macro
H A Dtranslate_init.c302 .CP0_SRSConf4 = (0x3fe << CP0SRSC4_SRS15) |

Completed in 365 milliseconds