Searched refs:CP0_SRSConf4 (Results 1 - 5 of 5) sorted by relevance

/external/qemu/target-mips/
H A Dmachine.c109 qemu_put_sbe32s(f, &env->CP0_SRSConf4);
260 qemu_get_sbe32s(f, &env->CP0_SRSConf4);
H A Dtranslate_init.c92 int32_t CP0_SRSConf4; member in struct:mips_def_t
302 .CP0_SRSConf4 = (0x3fe << CP0SRSC4_SRS15) |
H A Dcpu.h258 int32_t CP0_SRSConf4; member in struct:CPUMIPSState
H A Dtranslate.c3091 gen_mfc0_load32(arg, offsetof(CPUState, CP0_SRSConf4));
4261 gen_mfc0_load32(arg, offsetof(CPUState, CP0_SRSConf4));
8654 env->CP0_SRSConf4 = env->cpu_model->CP0_SRSConf4;
H A Dop_helper.c1101 env->CP0_SRSConf4 |= arg1 & env->CP0_SRSConf4_rw_bitmask;

Completed in 543 milliseconds