Searched refs:rl_src (Results 1 - 20 of 20) sorted by relevance

/art/compiler/dex/quick/
H A Dgen_loadstore.cc92 void Mir2Lir::LoadValueDirect(RegLocation rl_src, int r_dest) { argument
93 rl_src = UpdateLoc(rl_src);
94 if (rl_src.location == kLocPhysReg) {
95 OpRegCopy(r_dest, rl_src.low_reg);
96 } else if (IsInexpensiveConstant(rl_src)) {
97 LoadConstantNoClobber(r_dest, mir_graph_->ConstantValue(rl_src));
99 DCHECK((rl_src.location == kLocDalvikFrame) ||
100 (rl_src.location == kLocCompilerTemp));
101 LoadWordDisp(TargetReg(kSp), SRegOffset(rl_src
110 LoadValueDirectFixed(RegLocation rl_src, int r_dest) argument
121 LoadValueDirectWide(RegLocation rl_src, int reg_lo, int reg_hi) argument
141 LoadValueDirectWideFixed(RegLocation rl_src, int reg_lo, int reg_hi) argument
150 LoadValue(RegLocation rl_src, RegisterClass op_kind) argument
160 StoreValue(RegLocation rl_dest, RegLocation rl_src) argument
215 LoadValueWide(RegLocation rl_src, RegisterClass op_kind) argument
227 StoreValueWide(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dmir_to_lir.cc30 RegLocation rl_src[3]; local
42 rl_src[0] = rl_src[1] = rl_src[2] = mir_graph_->GetBadLoc();
45 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
48 rl_src[next_loc++] = mir_graph_->GetSrc(mir, next_sreg);
54 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
57 rl_src[next_loc++] = mir_graph_->GetSrc(mir, next_sreg);
63 rl_src[next_loc++] = mir_graph_->GetSrcWide(mir, next_sreg);
65 rl_src[next_lo
660 RegLocation rl_src = mir_graph_->GetSrc(mir, 0); local
[all...]
H A Dgen_common.cc140 void Mir2Lir::GenCompareZeroAndBranch(Instruction::Code opcode, RegLocation rl_src, LIR* taken, argument
143 rl_src = LoadValue(rl_src, kCoreReg);
167 OpCmpImmBranch(cond, rl_src.low_reg, 0, taken);
171 void Mir2Lir::GenIntToLong(RegLocation rl_dest, RegLocation rl_src) { argument
173 if (rl_src.location == kLocPhysReg) {
174 OpRegCopy(rl_result.low_reg, rl_src.low_reg);
176 LoadValueDirect(rl_src, rl_result.low_reg);
183 RegLocation rl_src) {
184 rl_src
182 GenIntNarrowing(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
209 GenNewArray(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
334 GenSput(uint32_t field_idx, RegLocation rl_src, bool is_long_or_double, bool is_object) argument
706 GenIPut(uint32_t field_idx, int opt_flags, OpSize size, RegLocation rl_src, RegLocation rl_obj, bool is_long_or_double, bool is_object) argument
886 GenThrow(RegLocation rl_src) argument
888 CallRuntimeHelperRegLocation(QUICK_ENTRYPOINT_OFFSET(pDeliverException), rl_src, true); local
893 GenInstanceofFinal(bool use_declaring_class, uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
945 GenInstanceofCallingHelper(bool needs_access_check, bool type_known_final, bool type_known_abstract, bool use_declaring_class, bool can_assume_type_is_in_dex_cache, uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
1053 GenInstanceof(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
1073 GenCheckCast(uint32_t insn_idx, uint32_t type_idx, RegLocation rl_src) argument
1383 HandleEasyDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
1434 HandleEasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit) argument
1473 GenArithOpIntLit(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, int lit) argument
1736 GenConversionCall(ThreadOffset func_offset, RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dmir_to_lir.h280 bool IsInexpensiveConstant(RegLocation rl_src);
380 RegLocation rl_src, RegLocation rl_dest, int lit);
381 bool HandleEasyMultiply(RegLocation rl_src, RegLocation rl_dest, int lit);
394 void GenCompareZeroAndBranch(Instruction::Code opcode, RegLocation rl_src,
396 void GenIntToLong(RegLocation rl_dest, RegLocation rl_src);
398 RegLocation rl_src);
400 RegLocation rl_src);
402 void GenSput(uint32_t field_idx, RegLocation rl_src,
409 RegLocation rl_src, RegLocation rl_obj, bool is_long_or_double, bool is_object);
413 void GenThrow(RegLocation rl_src);
[all...]
H A Dgen_invoke.cc243 RegLocation rl_src = rl_method; local
244 rl_src.location = kLocPhysReg;
245 rl_src.low_reg = TargetReg(kArg0);
246 rl_src.home = false;
247 MarkLive(rl_src.low_reg, rl_src.s_reg_low);
248 StoreValue(rl_method, rl_src);
970 RegLocation rl_src = info->args[0]; local
971 rl_src = LoadValue(rl_src, kCoreRe
989 RegLocation rl_src = info->args[0]; local
1005 RegLocation rl_src = info->args[0]; local
1029 RegLocation rl_src = info->args[0]; local
1040 RegLocation rl_src = info->args[0]; local
[all...]
H A Dcodegen_util.cc27 bool Mir2Lir::IsInexpensiveConstant(RegLocation rl_src) { argument
29 if (rl_src.is_const) {
30 if (rl_src.wide) {
31 if (rl_src.fp) {
32 res = InexpensiveConstantDouble(mir_graph_->ConstantValueWide(rl_src));
34 res = InexpensiveConstantLong(mir_graph_->ConstantValueWide(rl_src));
37 if (rl_src.fp) {
38 res = InexpensiveConstantFloat(mir_graph_->ConstantValue(rl_src));
40 res = InexpensiveConstantInt(mir_graph_->ConstantValue(rl_src));
/art/compiler/dex/portable/
H A Dmir_to_gbc.cc127 int32_t table_offset, RegLocation rl_src) {
132 ::llvm::Value* value = GetLLVMValue(rl_src.orig_sreg);
151 int32_t table_offset, RegLocation rl_src) {
159 ::llvm::Value* value = GetLLVMValue(rl_src.orig_sreg);
186 art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src) {
189 args.push_back(GetLLVMValue(rl_src.orig_sreg));
261 void MirConverter::ConvertThrow(RegLocation rl_src) { argument
262 ::llvm::Value* src = GetLLVMValue(rl_src.orig_sreg);
270 RegLocation rl_src) {
273 args.push_back(GetLLVMValue(rl_src
126 ConvertPackedSwitch(BasicBlock* bb, int32_t table_offset, RegLocation rl_src) argument
150 ConvertSparseSwitch(BasicBlock* bb, int32_t table_offset, RegLocation rl_src) argument
185 ConvertSput(int32_t field_index, art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src) argument
268 ConvertMonitorEnterExit(int opt_flags, art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src) argument
278 ConvertArrayLength(int opt_flags, RegLocation rl_dest, RegLocation rl_src) argument
418 ConvertShiftLit(art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_dest, RegLocation rl_src, int shift_amount) argument
506 ConvertCheckCast(uint32_t type_idx, RegLocation rl_src) argument
525 ConvertNewArray(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
549 ConvertAput(int opt_flags, art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src, RegLocation rl_array, RegLocation rl_index) argument
573 ConvertIput(int opt_flags, art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src, RegLocation rl_obj, int field_index) argument
585 ConvertInstanceOf(uint32_t type_idx, RegLocation rl_dest, RegLocation rl_src) argument
597 ConvertIntToLong(RegLocation rl_dest, RegLocation rl_src) argument
603 ConvertLongToInt(RegLocation rl_dest, RegLocation rl_src) argument
609 ConvertFloatToDouble(RegLocation rl_dest, RegLocation rl_src) argument
615 ConvertDoubleToFloat(RegLocation rl_dest, RegLocation rl_src) argument
634 ConvertIntNarrowing(RegLocation rl_dest, RegLocation rl_src, art::llvm::IntrinsicHelper::IntrinsicId id) argument
642 ConvertNeg(RegLocation rl_dest, RegLocation rl_src) argument
647 ConvertIntToFP(::llvm::Type* ty, RegLocation rl_dest, RegLocation rl_src) argument
654 ConvertFPToInt(art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_dest, RegLocation rl_src) argument
663 ConvertNegFP(RegLocation rl_dest, RegLocation rl_src) argument
669 ConvertNot(RegLocation rl_dest, RegLocation rl_src) argument
689 RegLocation rl_src[3]; local
[all...]
H A Dmir_to_gbc.h88 RegLocation rl_src);
90 RegLocation rl_src);
94 art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src);
102 void ConvertThrow(RegLocation rl_src);
104 art::llvm::IntrinsicHelper::IntrinsicId id, RegLocation rl_src);
106 RegLocation rl_src);
123 RegLocation rl_dest, RegLocation rl_src, int shift_amount);
132 void ConvertCheckCast(uint32_t type_idx, RegLocation rl_src);
135 RegLocation rl_src);
139 RegLocation rl_src, RegLocatio
[all...]
/art/compiler/dex/quick/mips/
H A Dfp_mips.cc120 RegLocation rl_src) {
138 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pF2iz), rl_dest, rl_src); local
141 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pD2iz), rl_dest, rl_src); local
144 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2d), rl_dest, rl_src); local
147 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pF2l), rl_dest, rl_src); local
150 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2f), rl_dest, rl_src); local
153 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pD2l), rl_dest, rl_src); local
158 if (rl_src.wide) {
159 rl_src = LoadValueWide(rl_src, kFPRe
119 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
220 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
228 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dcall_mips.cc63 RegLocation rl_src) {
109 rl_src = LoadValue(rl_src, kCoreReg);
117 OpCmpBranch(kCondNe, rl_src.low_reg, r_key, loop_label);
142 RegLocation rl_src) {
158 rl_src = LoadValue(rl_src, kCoreReg);
165 r_key = rl_src.low_reg;
182 OpRegRegReg(kOpSub, r_key, rl_src.low_reg, r_key);
184 OpRegRegImm(kOpSub, r_key, rl_src
62 GenSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
141 GenPackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
225 GenFillArrayData(uint32_t table_offset, RegLocation rl_src) argument
267 GenMonitorEnter(int opt_flags, RegLocation rl_src) argument
282 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
[all...]
H A Dcodegen_mips.h30 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
90 RegLocation rl_src, int scale);
94 RegLocation rl_index, RegLocation rl_src, int scale);
106 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src);
110 void GenNegLong(RegLocation rl_dest, RegLocation rl_src);
122 void GenFillArrayData(uint32_t table_offset, RegLocation rl_src);
127 void GenMonitorEnter(int opt_flags, RegLocation rl_src);
128 void GenMonitorExit(int opt_flags, RegLocation rl_src);
130 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit,
132 void GenNegDouble(RegLocation rl_dest, RegLocation rl_src);
[all...]
H A Dint_mips.cc286 void MipsMir2Lir::GenMultiplyByTwoBitMultiplier(RegLocation rl_src, argument
290 OpRegRegImm(kOpLsl, t_reg, rl_src.low_reg, second_bit - first_bit);
291 OpRegRegReg(kOpAdd, rl_result.low_reg, rl_src.low_reg, t_reg);
318 RegLocation rl_src, RegLocation rl_dest, int lit) {
377 void MipsMir2Lir::GenNegLong(RegLocation rl_dest, RegLocation rl_src) { argument
378 rl_src = LoadValueWide(rl_src, kCoreReg);
388 OpRegReg(kOpNeg, rl_result.low_reg, rl_src.low_reg);
389 OpRegReg(kOpNeg, rl_result.high_reg, rl_src.high_reg);
487 RegLocation rl_index, RegLocation rl_src, in
317 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
486 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
558 GenArrayObjPut(int opt_flags, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
[all...]
/art/compiler/dex/quick/x86/
H A Dcall_x86.cc35 RegLocation rl_src) {
43 rl_src = LoadValue(rl_src, kCoreReg);
48 OpCmpImmBranch(kCondEq, rl_src.low_reg, key,
70 RegLocation rl_src) {
86 rl_src = LoadValue(rl_src, kCoreReg);
95 keyReg = rl_src.low_reg;
98 OpRegRegImm(kOpSub, keyReg, rl_src.low_reg, low_key);
129 void X86Mir2Lir::GenFillArrayData(uint32_t table_offset, RegLocation rl_src) { argument
34 GenSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
69 GenPackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
153 GenMonitorEnter(int opt_flags, RegLocation rl_src) argument
170 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
[all...]
H A Dfp_x86.cc134 RegLocation rl_src) {
157 rl_src = LoadValue(rl_src, kFPReg);
158 src_reg = rl_src.low_reg;
179 rl_src = LoadValueWide(rl_src, kFPReg);
180 src_reg = rl_src.low_reg;
201 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2d), rl_dest, rl_src); local
205 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2f), rl_dest, rl_src); local
208 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pF2l), rl_dest, rl_src); local
133 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
211 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pD2l), rl_dest, rl_src); local
354 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
362 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
[all...]
H A Dint_x86.cc267 void X86Mir2Lir::GenMultiplyByTwoBitMultiplier(RegLocation rl_src, argument
271 OpRegRegImm(kOpLsl, t_reg, rl_src.low_reg, second_bit - first_bit);
272 OpRegRegReg(kOpAdd, rl_result.low_reg, rl_src.low_reg, t_reg);
299 RegLocation rl_src, RegLocation rl_dest, int lit) {
393 void X86Mir2Lir::GenNegLong(RegLocation rl_dest, RegLocation rl_src) { argument
396 LoadValueDirectWideFixed(rl_src, r0, r1);
469 RegLocation rl_index, RegLocation rl_src, int scale) {
491 rl_src = LoadValueWide(rl_src, reg_class);
493 rl_src
298 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
468 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
511 GenArrayObjPut(int opt_flags, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
[all...]
H A Dcodegen_x86.h30 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
90 RegLocation rl_index, RegLocation rl_src, int scale);
94 RegLocation rl_index, RegLocation rl_src, int scale);
106 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src);
110 void GenNegLong(RegLocation rl_dest, RegLocation rl_src);
122 void GenFillArrayData(uint32_t table_offset, RegLocation rl_src);
127 void GenMonitorEnter(int opt_flags, RegLocation rl_src);
128 void GenMonitorExit(int opt_flags, RegLocation rl_src);
130 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result,
132 void GenNegDouble(RegLocation rl_dest, RegLocation rl_src);
[all...]
/art/compiler/dex/quick/arm/
H A Dfp_arm.cc120 RegLocation rl_dest, RegLocation rl_src) {
145 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2d), rl_dest, rl_src); local
148 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pF2l), rl_dest, rl_src); local
151 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pL2f), rl_dest, rl_src); local
154 GenConversionCall(QUICK_ENTRYPOINT_OFFSET(pD2l), rl_dest, rl_src); local
159 if (rl_src.wide) {
160 rl_src = LoadValueWide(rl_src, kFPReg);
161 src_reg = S2d(rl_src.low_reg, rl_src
119 GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src) argument
288 GenNegFloat(RegLocation rl_dest, RegLocation rl_src) argument
296 GenNegDouble(RegLocation rl_dest, RegLocation rl_src) argument
308 RegLocation rl_src = info->args[0]; local
[all...]
H A Dint_arm.cc181 RegLocation rl_src = mir_graph_->GetSrc(mir, 0); local
200 rl_src = LoadValue(rl_src, kCoreReg);
207 OpRegRegImm(kOpRsub, rl_result.low_reg, rl_src.low_reg, 1);
212 OpRegImm(kOpCmp, rl_src.low_reg, 0);
223 OpRegImm(kOpCmp, rl_src.low_reg, 0);
236 OpRegImm(kOpCmp, rl_src.low_reg, 0);
419 RegLocation rl_src, RegLocation rl_dest, int lit) {
434 rl_src = LoadValue(rl_src, kCoreRe
418 SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src, RegLocation rl_dest, int lit) argument
576 GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit, int first_bit, int second_bit) argument
625 GenNegLong(RegLocation rl_dest, RegLocation rl_src) argument
650 BadOverlap(RegLocation rl_src, RegLocation rl_dest) argument
847 GenArrayPut(int opt_flags, OpSize size, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
936 GenArrayObjPut(int opt_flags, RegLocation rl_array, RegLocation rl_index, RegLocation rl_src, int scale) argument
992 GenShiftImmOpLong(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src, RegLocation rl_shift) argument
[all...]
H A Dcall_arm.cc162 RegLocation rl_src; local
166 rl_src = mir_graph_->GetSrcWide(mir, 0);
169 rl_src = mir_graph_->GetSrc(mir, 0);
172 rl_src = ArmMir2Lir::ArgLoc(rl_src);
182 rl_src = LoadArg(rl_src);
183 GenIPut(field_idx, mir->optimization_flags, size, rl_src, rl_obj, long_or_double, is_object);
188 RegLocation rl_src; local
192 rl_src
311 GenSparseSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
359 GenPackedSwitch(MIR* mir, uint32_t table_offset, RegLocation rl_src) argument
416 GenFillArrayData(uint32_t table_offset, RegLocation rl_src) argument
467 GenMonitorEnter(int opt_flags, RegLocation rl_src) argument
501 GenMonitorExit(int opt_flags, RegLocation rl_src) argument
[all...]
H A Dcodegen_arm.h29 bool SmallLiteralDivRem(Instruction::Code dalvik_opcode, bool is_div, RegLocation rl_src,
89 RegLocation rl_src, int scale);
93 RegLocation rl_index, RegLocation rl_src, int scale);
105 void GenConversion(Instruction::Code opcode, RegLocation rl_dest, RegLocation rl_src);
109 void GenNegLong(RegLocation rl_dest, RegLocation rl_src);
121 void GenFillArrayData(uint32_t table_offset, RegLocation rl_src);
126 void GenMonitorEnter(int opt_flags, RegLocation rl_src);
127 void GenMonitorExit(int opt_flags, RegLocation rl_src);
129 void GenMultiplyByTwoBitMultiplier(RegLocation rl_src, RegLocation rl_result, int lit,
131 void GenNegDouble(RegLocation rl_dest, RegLocation rl_src);
[all...]

Completed in 843 milliseconds