r300_reg.h revision 9e4590dff72b8739e787da7f0d86c7066f179186
1/************************************************************************** 2 3Copyright (C) 2004-2005 Nicolai Haehnle et al. 4 5Permission is hereby granted, free of charge, to any person obtaining a 6copy of this software and associated documentation files (the "Software"), 7to deal in the Software without restriction, including without limitation 8on the rights to use, copy, modify, merge, publish, distribute, sub 9license, and/or sell copies of the Software, and to permit persons to whom 10the Software is furnished to do so, subject to the following conditions: 11 12The above copyright notice and this permission notice (including the next 13paragraph) shall be included in all copies or substantial portions of the 14Software. 15 16THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 17IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 18FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL 19THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, 20DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR 21OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE 22USE OR OTHER DEALINGS IN THE SOFTWARE. 23 24**************************************************************************/ 25 26/* *INDENT-OFF* */ 27 28#ifndef _R300_REG_H 29#define _R300_REG_H 30 31#define R300_MC_INIT_MISC_LAT_TIMER 0x180 32# define R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT 0 33# define R300_MC_MISC__MC_VF_INIT_LAT_SHIFT 4 34# define R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT 8 35# define R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT 12 36# define R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT 16 37# define R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT 20 38# define R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT 24 39# define R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT 28 40 41 42#define R300_MC_INIT_GFX_LAT_TIMER 0x154 43# define R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT 0 44# define R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT 4 45# define R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT 8 46# define R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT 12 47# define R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT 16 48# define R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT 20 49# define R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT 24 50# define R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT 28 51 52/* 53 * This file contains registers and constants for the R300. They have been 54 * found mostly by examining command buffers captured using glxtest, as well 55 * as by extrapolating some known registers and constants from the R200. 56 * I am fairly certain that they are correct unless stated otherwise 57 * in comments. 58 */ 59 60#define R300_SE_VPORT_XSCALE 0x1D98 61#define R300_SE_VPORT_XOFFSET 0x1D9C 62#define R300_SE_VPORT_YSCALE 0x1DA0 63#define R300_SE_VPORT_YOFFSET 0x1DA4 64#define R300_SE_VPORT_ZSCALE 0x1DA8 65#define R300_SE_VPORT_ZOFFSET 0x1DAC 66 67#define R300_VAP_PORT_IDX0 0x2040 68/* 69 * Vertex Array Processing (VAP) Control 70 */ 71#define R300_VAP_CNTL 0x2080 72# define R300_PVS_NUM_SLOTS_SHIFT 0 73# define R300_PVS_NUM_CNTLRS_SHIFT 4 74# define R300_PVS_NUM_FPUS_SHIFT 8 75# define R300_VF_MAX_VTX_NUM_SHIFT 18 76# define R300_PVS_NUM_SLOTS(x) ((x) << 0) 77# define R300_PVS_NUM_CNTLRS(x) ((x) << 4) 78# define R300_PVS_NUM_FPUS(x) ((x) << 8) 79# define R300_PVS_VF_MAX_VTX_NUM(x) ((x) << 18) 80# define R300_GL_CLIP_SPACE_DEF (0 << 22) 81# define R300_DX_CLIP_SPACE_DEF (1 << 22) 82# define R500_TCL_STATE_OPTIMIZATION (1 << 23) 83 84/* This register is written directly and also starts data section 85 * in many 3d CP_PACKET3's 86 */ 87#define R300_VAP_VF_CNTL 0x2084 88# define R300_VAP_VF_CNTL__PRIM_TYPE__SHIFT 0 89# define R300_VAP_VF_CNTL__PRIM_NONE (0<<0) 90# define R300_VAP_VF_CNTL__PRIM_POINTS (1<<0) 91# define R300_VAP_VF_CNTL__PRIM_LINES (2<<0) 92# define R300_VAP_VF_CNTL__PRIM_LINE_STRIP (3<<0) 93# define R300_VAP_VF_CNTL__PRIM_TRIANGLES (4<<0) 94# define R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN (5<<0) 95# define R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP (6<<0) 96# define R300_VAP_VF_CNTL__PRIM_LINE_LOOP (12<<0) 97# define R300_VAP_VF_CNTL__PRIM_QUADS (13<<0) 98# define R300_VAP_VF_CNTL__PRIM_QUAD_STRIP (14<<0) 99# define R300_VAP_VF_CNTL__PRIM_POLYGON (15<<0) 100 101# define R300_VAP_VF_CNTL__PRIM_WALK__SHIFT 4 102 /* State based - direct writes to registers trigger vertex 103 generation */ 104# define R300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED (0<<4) 105# define R300_VAP_VF_CNTL__PRIM_WALK_INDICES (1<<4) 106# define R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST (2<<4) 107# define R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED (3<<4) 108 109 /* I don't think I saw these three used.. */ 110# define R300_VAP_VF_CNTL__COLOR_ORDER__SHIFT 6 111# define R300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT 9 112# define R300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT 10 113 114 /* index size - when not set the indices are assumed to be 16 bit */ 115# define R300_VAP_VF_CNTL__INDEX_SIZE_32bit (1<<11) 116 /* number of vertices */ 117# define R300_VAP_VF_CNTL__NUM_VERTICES__SHIFT 16 118 119#define R500_VAP_INDEX_OFFSET 0x208c 120 121#define R300_VAP_OUTPUT_VTX_FMT_0 0x2090 122# define R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT (1<<0) 123# define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_0_PRESENT (1<<1) 124# define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT (1<<2) 125# define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT (1<<3) 126# define R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT (1<<4) 127# define R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT (1<<16) 128 129#define R300_VAP_OUTPUT_VTX_FMT_1 0x2094 130 /* each of the following is 3 bits wide, specifies number 131 of components */ 132# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT 0 133# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT 3 134# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT 6 135# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT 9 136# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT 12 137# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT 15 138# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT 18 139# define R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT 21 140# define R300_VAP_OUTPUT_VTX_FMT_1__NOT_PRESENT 0 141# define R300_VAP_OUTPUT_VTX_FMT_1__1_COMPONENT 1 142# define R300_VAP_OUTPUT_VTX_FMT_1__2_COMPONENTS 2 143# define R300_VAP_OUTPUT_VTX_FMT_1__3_COMPONENTS 3 144# define R300_VAP_OUTPUT_VTX_FMT_1__4_COMPONENTS 4 145 146#define R300_VAP_VPORT_XSCALE 0x2098 147#define R300_VAP_VPORT_XOFFSET 0x209c 148#define R300_VAP_VPORT_YSCALE 0x20a0 149#define R300_VAP_VPORT_YOFFSET 0x20a4 150#define R300_VAP_VPORT_ZSCALE 0x20a8 151#define R300_VAP_VPORT_ZOFFSET 0x20ac 152 153#define R300_VAP_VTE_CNTL 0x20b0 154#define R300_SE_VTE_CNTL R300_VAP_VTE_CNTL 155# define R300_VPORT_X_SCALE_ENA (1 << 0) 156# define R300_VPORT_X_OFFSET_ENA (1 << 1) 157# define R300_VPORT_Y_SCALE_ENA (1 << 2) 158# define R300_VPORT_Y_OFFSET_ENA (1 << 3) 159# define R300_VPORT_Z_SCALE_ENA (1 << 4) 160# define R300_VPORT_Z_OFFSET_ENA (1 << 5) 161# define R300_VTX_XY_FMT (1 << 8) 162# define R300_VTX_Z_FMT (1 << 9) 163# define R300_VTX_W0_FMT (1 << 10) 164# define R300_SERIAL_PROC_ENA (1 << 11) 165 166#define R300_VAP_VTX_SIZE 0x20b4 167 168/* BEGIN: Vertex data assembly - lots of uncertainties */ 169 170/* gap */ 171 172/* Maximum Vertex Indx Clamp */ 173#define R300_VAP_VF_MAX_VTX_INDX 0x2134 174/* Minimum Vertex Indx Clamp */ 175#define R300_VAP_VF_MIN_VTX_INDX 0x2138 176 177/** Vertex assembler/processor control status */ 178#define R300_VAP_CNTL_STATUS 0x2140 179/* No swap at all (default) */ 180# define R300_VC_NO_SWAP (0 << 0) 181/* 16-bit swap: 0xAABBCCDD becomes 0xBBAADDCC */ 182# define R300_VC_16BIT_SWAP (1 << 0) 183/* 32-bit swap: 0xAABBCCDD becomes 0xDDCCBBAA */ 184# define R300_VC_32BIT_SWAP (2 << 0) 185/* Half-dword swap: 0xAABBCCDD becomes 0xCCDDAABB */ 186# define R300_VC_HALF_DWORD_SWAP (3 << 0) 187/* The TCL engine will not be used (as it is logically or even physically removed) */ 188# define R300_VAP_TCL_BYPASS (1 << 8) 189/* Read only flag if TCL engine is busy. */ 190# define R300_VAP_PVS_BUSY (1 << 11) 191/* TODO: gap for MAX_MPS */ 192/* Read only flag if the vertex store is busy. */ 193# define R300_VAP_VS_BUSY (1 << 24) 194/* Read only flag if the reciprocal engine is busy. */ 195# define R300_VAP_RCP_BUSY (1 << 25) 196/* Read only flag if the viewport transform engine is busy. */ 197# define R300_VAP_VTE_BUSY (1 << 26) 198/* Read only flag if the memory interface unit is busy. */ 199# define R300_VAP_MUI_BUSY (1 << 27) 200/* Read only flag if the vertex cache is busy. */ 201# define R300_VAP_VC_BUSY (1 << 28) 202/* Read only flag if the vertex fetcher is busy. */ 203# define R300_VAP_VF_BUSY (1 << 29) 204/* Read only flag if the register pipeline is busy. */ 205# define R300_VAP_REGPIPE_BUSY (1 << 30) 206/* Read only flag if the VAP engine is busy. */ 207# define R300_VAP_VAP_BUSY (1 << 31) 208 209/* gap */ 210 211/* Where do we get our vertex data? 212 * 213 * Vertex data either comes either from immediate mode registers or from 214 * vertex arrays. 215 * There appears to be no mixed mode (though we can force the pitch of 216 * vertex arrays to 0, effectively reusing the same element over and over 217 * again). 218 * 219 * Immediate mode is controlled by the INPUT_CNTL registers. I am not sure 220 * if these registers influence vertex array processing. 221 * 222 * Vertex arrays are controlled via the 3D_LOAD_VBPNTR packet3. 223 * 224 * In both cases, vertex attributes are then passed through INPUT_ROUTE. 225 * 226 * Beginning with INPUT_ROUTE_0_0 is a list of WORDs that route vertex data 227 * into the vertex processor's input registers. 228 * The first word routes the first input, the second word the second, etc. 229 * The corresponding input is routed into the register with the given index. 230 * The list is ended by a word with INPUT_ROUTE_END set. 231 * 232 * Always set COMPONENTS_4 in immediate mode. 233 */ 234 235#define R300_VAP_PROG_STREAM_CNTL_0 0x2150 236# define R300_DATA_TYPE_0_SHIFT 0 237# define R300_DATA_TYPE_FLOAT_1 0 238# define R300_DATA_TYPE_FLOAT_2 1 239# define R300_DATA_TYPE_FLOAT_3 2 240# define R300_DATA_TYPE_FLOAT_4 3 241# define R300_DATA_TYPE_BYTE 4 242# define R300_DATA_TYPE_D3DCOLOR 5 243# define R300_DATA_TYPE_SHORT_2 6 244# define R300_DATA_TYPE_SHORT_4 7 245# define R300_DATA_TYPE_VECTOR_3_TTT 8 246# define R300_DATA_TYPE_VECTOR_3_EET 9 247# define R300_SKIP_DWORDS_SHIFT 4 248# define R300_DST_VEC_LOC_SHIFT 8 249# define R300_LAST_VEC (1 << 13) 250# define R300_SIGNED (1 << 14) 251# define R300_NORMALIZE (1 << 15) 252# define R300_DATA_TYPE_1_SHIFT 16 253#define R300_VAP_PROG_STREAM_CNTL_1 0x2154 254#define R300_VAP_PROG_STREAM_CNTL_2 0x2158 255#define R300_VAP_PROG_STREAM_CNTL_3 0x215C 256#define R300_VAP_PROG_STREAM_CNTL_4 0x2160 257#define R300_VAP_PROG_STREAM_CNTL_5 0x2164 258#define R300_VAP_PROG_STREAM_CNTL_6 0x2168 259#define R300_VAP_PROG_STREAM_CNTL_7 0x216C 260/* gap */ 261 262/* Notes: 263 * - always set up to produce at least two attributes: 264 * if vertex program uses only position, fglrx will set normal, too 265 * - INPUT_CNTL_0_COLOR and INPUT_CNTL_COLOR bits are always equal. 266 */ 267#define R300_VAP_VTX_STATE_CNTL 0x2180 268# define R300_COLOR_0_ASSEMBLY_SHIFT 0 269# define R300_SEL_COLOR 0 270# define R300_SEL_USER_COLOR_0 1 271# define R300_SEL_USER_COLOR_1 2 272# define R300_COLOR_1_ASSEMBLY_SHIFT 2 273# define R300_COLOR_2_ASSEMBLY_SHIFT 4 274# define R300_COLOR_3_ASSEMBLY_SHIFT 6 275# define R300_COLOR_4_ASSEMBLY_SHIFT 8 276# define R300_COLOR_5_ASSEMBLY_SHIFT 10 277# define R300_COLOR_6_ASSEMBLY_SHIFT 12 278# define R300_COLOR_7_ASSEMBLY_SHIFT 14 279# define R300_UPDATE_USER_COLOR_0_ENA (1 << 16) 280 281/* 282 * Each bit in this field applies to the corresponding vector in the VSM 283 * memory (i.e. Bit 0 applies to VECTOR_0 (POSITION), etc.). If the bit 284 * is set, then the corresponding 4-Dword Vector is output into the Vertex Stream. 285 */ 286#define R300_VAP_VSM_VTX_ASSM 0x2184 287# define R300_INPUT_CNTL_POS 0x00000001 288# define R300_INPUT_CNTL_NORMAL 0x00000002 289# define R300_INPUT_CNTL_COLOR 0x00000004 290# define R300_INPUT_CNTL_TC0 0x00000400 291# define R300_INPUT_CNTL_TC1 0x00000800 292# define R300_INPUT_CNTL_TC2 0x00001000 /* GUESS */ 293# define R300_INPUT_CNTL_TC3 0x00002000 /* GUESS */ 294# define R300_INPUT_CNTL_TC4 0x00004000 /* GUESS */ 295# define R300_INPUT_CNTL_TC5 0x00008000 /* GUESS */ 296# define R300_INPUT_CNTL_TC6 0x00010000 /* GUESS */ 297# define R300_INPUT_CNTL_TC7 0x00020000 /* GUESS */ 298 299/* Programmable Stream Control Signed Normalize Control */ 300#define R300_VAP_PSC_SGN_NORM_CNTL 0x21dc 301# define SGN_NORM_ZERO 0 302# define SGN_NORM_ZERO_CLAMP_MINUS_ONE 1 303# define SGN_NORM_NO_ZERO 2 304# define R300_SGN_NORM_NO_ZERO (SGN_NORM_NO_ZERO | \ 305 (SGN_NORM_NO_ZERO << 2) | (SGN_NORM_NO_ZERO << 4) | \ 306 (SGN_NORM_NO_ZERO << 6) | (SGN_NORM_NO_ZERO << 8) | \ 307 (SGN_NORM_NO_ZERO << 10) | (SGN_NORM_NO_ZERO << 12) | \ 308 (SGN_NORM_NO_ZERO << 14) | (SGN_NORM_NO_ZERO << 16) | \ 309 (SGN_NORM_NO_ZERO << 18) | (SGN_NORM_NO_ZERO << 20) | \ 310 (SGN_NORM_NO_ZERO << 22) | (SGN_NORM_NO_ZERO << 24) | \ 311 (SGN_NORM_NO_ZERO << 26) | (SGN_NORM_NO_ZERO << 28) | \ 312 (SGN_NORM_NO_ZERO << 30)) 313 314/* gap */ 315 316/* Words parallel to INPUT_ROUTE_0; All words that are active in INPUT_ROUTE_0 317 * are set to a swizzling bit pattern, other words are 0. 318 * 319 * In immediate mode, the pattern is always set to xyzw. In vertex array 320 * mode, the swizzling pattern is e.g. used to set zw components in texture 321 * coordinates with only tweo components. 322 */ 323#define R300_VAP_PROG_STREAM_CNTL_EXT_0 0x21e0 324# define R300_SWIZZLE0_SHIFT 0 325# define R300_SWIZZLE_SELECT_X_SHIFT 0 326# define R300_SWIZZLE_SELECT_Y_SHIFT 3 327# define R300_SWIZZLE_SELECT_Z_SHIFT 6 328# define R300_SWIZZLE_SELECT_W_SHIFT 9 329 330# define R300_SWIZZLE_SELECT_X 0 331# define R300_SWIZZLE_SELECT_Y 1 332# define R300_SWIZZLE_SELECT_Z 2 333# define R300_SWIZZLE_SELECT_W 3 334# define R300_SWIZZLE_SELECT_FP_ZERO 4 335# define R300_SWIZZLE_SELECT_FP_ONE 5 336/* alternate forms for r300_emit.c */ 337# define R300_INPUT_ROUTE_SELECT_X 0 338# define R300_INPUT_ROUTE_SELECT_Y 1 339# define R300_INPUT_ROUTE_SELECT_Z 2 340# define R300_INPUT_ROUTE_SELECT_W 3 341# define R300_INPUT_ROUTE_SELECT_ZERO 4 342# define R300_INPUT_ROUTE_SELECT_ONE 5 343 344# define R300_WRITE_ENA_SHIFT 12 345# define R300_WRITE_ENA_X 1 346# define R300_WRITE_ENA_Y 2 347# define R300_WRITE_ENA_Z 4 348# define R300_WRITE_ENA_W 8 349# define R300_SWIZZLE1_SHIFT 16 350 351# define R300_VAP_SWIZZLE_XYZW \ 352 ((R300_SWIZZLE_SELECT_X << R300_SWIZZLE_SELECT_X_SHIFT) | \ 353 (R300_SWIZZLE_SELECT_Y << R300_SWIZZLE_SELECT_Y_SHIFT) | \ 354 (R300_SWIZZLE_SELECT_Z << R300_SWIZZLE_SELECT_Z_SHIFT) | \ 355 (R300_SWIZZLE_SELECT_W << R300_SWIZZLE_SELECT_W_SHIFT) | \ 356 (0xf << R300_WRITE_ENA_SHIFT)) 357 358#define R300_VAP_PROG_STREAM_CNTL_EXT_1 0x21e4 359#define R300_VAP_PROG_STREAM_CNTL_EXT_2 0x21e8 360#define R300_VAP_PROG_STREAM_CNTL_EXT_3 0x21ec 361#define R300_VAP_PROG_STREAM_CNTL_EXT_4 0x21f0 362#define R300_VAP_PROG_STREAM_CNTL_EXT_5 0x21f4 363#define R300_VAP_PROG_STREAM_CNTL_EXT_6 0x21f8 364#define R300_VAP_PROG_STREAM_CNTL_EXT_7 0x21fc 365 366/* END: Vertex data assembly */ 367 368/* gap */ 369 370/* BEGIN: Upload vertex program and data */ 371 372/* 373 * The programmable vertex shader unit has a memory bank of unknown size 374 * that can be written to in 16 byte units by writing the address into 375 * UPLOAD_ADDRESS, followed by data in UPLOAD_DATA (multiples of 4 DWORDs). 376 * 377 * Pointers into the memory bank are always in multiples of 16 bytes. 378 * 379 * The memory bank is divided into areas with fixed meaning. 380 * 381 * Starting at address UPLOAD_PROGRAM: Vertex program instructions. 382 * Native limits reported by drivers from ATI suggest size 256 (i.e. 4KB), 383 * whereas the difference between known addresses suggests size 512. 384 * 385 * Starting at address UPLOAD_PARAMETERS: Vertex program parameters. 386 * Native reported limits and the VPI layout suggest size 256, whereas 387 * difference between known addresses suggests size 512. 388 * 389 * At address UPLOAD_POINTSIZE is a vector (0, 0, ps, 0), where ps is the 390 * floating point pointsize. The exact purpose of this state is uncertain, 391 * as there is also the R300_RE_POINTSIZE register. 392 * 393 * Multiple vertex programs and parameter sets can be loaded at once, 394 * which could explain the size discrepancy. 395 */ 396#define R300_VAP_PVS_VECTOR_INDX_REG 0x2200 397# define R300_PVS_CODE_START 0 398# define R300_MAX_PVS_CODE_LINES 256 399# define R500_MAX_PVS_CODE_LINES 1024 400# define R300_PVS_CONST_START 512 401# define R500_PVS_CONST_START 1024 402# define R300_MAX_PVS_CONST_VECS 256 403# define R500_MAX_PVS_CONST_VECS 1024 404# define R300_PVS_UCP_START 1024 405# define R500_PVS_UCP_START 1536 406# define R300_POINT_VPORT_SCALE_OFFSET 1030 407# define R500_POINT_VPORT_SCALE_OFFSET 1542 408# define R300_POINT_GEN_TEX_OFFSET 1031 409# define R500_POINT_GEN_TEX_OFFSET 1543 410 411/* 412 * These are obsolete defines form r300_context.h, but they might give some 413 * clues when investigating the addresses further... 414 */ 415#if 0 416#define VSF_DEST_PROGRAM 0x0 417#define VSF_DEST_MATRIX0 0x200 418#define VSF_DEST_MATRIX1 0x204 419#define VSF_DEST_MATRIX2 0x208 420#define VSF_DEST_VECTOR0 0x20c 421#define VSF_DEST_VECTOR1 0x20d 422#define VSF_DEST_UNKNOWN1 0x400 423#define VSF_DEST_UNKNOWN2 0x406 424#endif 425 426/* gap */ 427 428#define R300_VAP_PVS_UPLOAD_DATA 0x2208 429 430/* END: Upload vertex program and data */ 431 432/* gap */ 433 434/* I do not know the purpose of this register. However, I do know that 435 * it is set to 221C_CLEAR for clear operations and to 221C_NORMAL 436 * for normal rendering. 437 * 438 * 2007-11-05: This register is the user clip plane control register, but there 439 * also seems to be a rendering mode control; the NORMAL/CLEAR defines. 440 * 441 * See bug #9871. http://bugs.freedesktop.org/attachment.cgi?id=10672&action=view 442 */ 443#define R300_VAP_CLIP_CNTL 0x221C 444# define R300_VAP_UCP_ENABLE_0 (1 << 0) 445# define R300_VAP_UCP_ENABLE_1 (1 << 1) 446# define R300_VAP_UCP_ENABLE_2 (1 << 2) 447# define R300_VAP_UCP_ENABLE_3 (1 << 3) 448# define R300_VAP_UCP_ENABLE_4 (1 << 4) 449# define R300_VAP_UCP_ENABLE_5 (1 << 5) 450# define R300_PS_UCP_MODE_DIST_COP (0 << 14) 451# define R300_PS_UCP_MODE_RADIUS_COP (1 << 14) 452# define R300_PS_UCP_MODE_RADIUS_COP_CLIP (2 << 14) 453# define R300_PS_UCP_MODE_CLIP_AS_TRIFAN (3 << 14) 454# define R300_CLIP_DISABLE (1 << 16) 455# define R300_UCP_CULL_ONLY_ENABLE (1 << 17) 456# define R300_BOUNDARY_EDGE_FLAG_ENABLE (1 << 18) 457# define R500_COLOR2_IS_TEXTURE (1 << 20) 458# define R500_COLOR3_IS_TEXTURE (1 << 21) 459 460/* These seem to be per-pixel and per-vertex X and Y clipping planes. The first 461 * plane is per-pixel and the second plane is per-vertex. 462 * 463 * This was determined by experimentation alone but I believe it is correct. 464 * 465 * These registers are called X_QUAD0_1_FL to X_QUAD0_4_FL by glxtest. 466 */ 467#define R300_VAP_GB_VERT_CLIP_ADJ 0x2220 468#define R300_VAP_GB_VERT_DISC_ADJ 0x2224 469#define R300_VAP_GB_HORZ_CLIP_ADJ 0x2228 470#define R300_VAP_GB_HORZ_DISC_ADJ 0x222c 471 472/* gap */ 473 474/* Sometimes, END_OF_PKT and 0x2284=0 are the only commands sent between 475 * rendering commands and overwriting vertex program parameters. 476 * Therefore, I suspect writing zero to 0x2284 synchronizes the engine and 477 * avoids bugs caused by still running shaders reading bad data from memory. 478 */ 479#define R300_VAP_PVS_STATE_FLUSH_REG 0x2284 480 481/* This register is used to define the number of core clocks to wait for a 482 * vertex to be received by the VAP input controller (while the primitive 483 * path is backed up) before forcing any accumulated vertices to be submitted 484 * to the vertex processing path. 485 */ 486#define VAP_PVS_VTX_TIMEOUT_REG 0x2288 487# define R300_2288_R300 0x00750000 /* -- nh */ 488# define R300_2288_RV350 0x0000FFFF /* -- Vladimir */ 489 490/* gap */ 491 492/* Addresses are relative to the vertex program instruction area of the 493 * memory bank. PROGRAM_END points to the last instruction of the active 494 * program 495 * 496 * The meaning of the two UNKNOWN fields is obviously not known. However, 497 * experiments so far have shown that both *must* point to an instruction 498 * inside the vertex program, otherwise the GPU locks up. 499 * 500 * fglrx usually sets CNTL_3_UNKNOWN to the end of the program and 501 * R300_PVS_CNTL_1_POS_END_SHIFT points to instruction where last write to 502 * position takes place. 503 * 504 * Most likely this is used to ignore rest of the program in cases 505 * where group of verts arent visible. For some reason this "section" 506 * is sometimes accepted other instruction that have no relationship with 507 * position calculations. 508 */ 509#define R300_VAP_PVS_CODE_CNTL_0 0x22D0 510# define R300_PVS_FIRST_INST_SHIFT 0 511# define R300_PVS_XYZW_VALID_INST_SHIFT 10 512# define R300_PVS_LAST_INST_SHIFT 20 513# define R300_PVS_FIRST_INST(x) ((x) << 0) 514# define R300_PVS_XYZW_VALID_INST(x) ((x) << 10) 515# define R300_PVS_LAST_INST(x) ((x) << 20) 516/* Addresses are relative the the vertex program parameters area. */ 517#define R300_VAP_PVS_CONST_CNTL 0x22D4 518# define R300_PVS_CONST_BASE_OFFSET_SHIFT 0 519# define R300_PVS_MAX_CONST_ADDR_SHIFT 16 520# define R300_PVS_MAX_CONST_ADDR(x) ((x) << 16) 521#define R300_VAP_PVS_CODE_CNTL_1 0x22D8 522# define R300_PVS_LAST_VTX_SRC_INST_SHIFT 0 523#define R300_VAP_PVS_FLOW_CNTL_OPC 0x22DC 524 525/* The entire range from 0x2300 to 0x2AC inclusive seems to be used for 526 * immediate vertices 527 */ 528#define R300_VAP_VTX_COLOR_R 0x2464 529#define R300_VAP_VTX_COLOR_G 0x2468 530#define R300_VAP_VTX_COLOR_B 0x246C 531#define R300_VAP_VTX_POS_0_X_1 0x2490 /* used for glVertex2*() */ 532#define R300_VAP_VTX_POS_0_Y_1 0x2494 533#define R300_VAP_VTX_COLOR_PKD 0x249C /* RGBA */ 534#define R300_VAP_VTX_POS_0_X_2 0x24A0 /* used for glVertex3*() */ 535#define R300_VAP_VTX_POS_0_Y_2 0x24A4 536#define R300_VAP_VTX_POS_0_Z_2 0x24A8 537/* write 0 to indicate end of packet? */ 538#define R300_VAP_VTX_END_OF_PKT 0x24AC 539 540/* gap */ 541 542/* These are values from r300_reg/r300_reg.h - they are known to be correct 543 * and are here so we can use one register file instead of several 544 * - Vladimir 545 */ 546#define R300_GB_VAP_RASTER_VTX_FMT_0 0x4000 547# define R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT (1<<0) 548# define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT (1<<1) 549# define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT (1<<2) 550# define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT (1<<3) 551# define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT (1<<4) 552# define R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE (0xf<<5) 553# define R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT (0x1<<16) 554 555#define R300_GB_VAP_RASTER_VTX_FMT_1 0x4004 556 /* each of the following is 3 bits wide, specifies number 557 of components */ 558# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT 0 559# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT 3 560# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT 6 561# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT 9 562# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT 12 563# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT 15 564# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT 18 565# define R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT 21 566 567/* UNK30 seems to enables point to quad transformation on textures 568 * (or something closely related to that). 569 * This bit is rather fatal at the time being due to lackings at pixel 570 * shader side 571 * Specifies top of Raster pipe specific enable controls. 572 */ 573#define R300_GB_ENABLE 0x4008 574# define R300_GB_POINT_STUFF_DISABLE (0 << 0) 575# define R300_GB_POINT_STUFF_ENABLE (1 << 0) /* Specifies if points will have stuffed texture coordinates. */ 576# define R300_GB_LINE_STUFF_DISABLE (0 << 1) 577# define R300_GB_LINE_STUFF_ENABLE (1 << 1) /* Specifies if lines will have stuffed texture coordinates. */ 578# define R300_GB_TRIANGLE_STUFF_DISABLE (0 << 2) 579# define R300_GB_TRIANGLE_STUFF_ENABLE (1 << 2) /* Specifies if triangles will have stuffed texture coordinates. */ 580# define R300_GB_STENCIL_AUTO_DISABLE (0 << 4) 581# define R300_GB_STENCIL_AUTO_ENABLE (1 << 4) /* Enable stencil auto inc/dec based on triangle cw/ccw, force into dzy low bit. */ 582# define R300_GB_STENCIL_AUTO_FORCE (2 << 4) /* Force 0 into dzy low bit. */ 583 584 /* each of the following is 2 bits wide */ 585#define R300_GB_TEX_REPLICATE 0 /* Replicate VAP source texture coordinates (S,T,[R,Q]). */ 586#define R300_GB_TEX_ST 1 /* Stuff with source texture coordinates (S,T). */ 587#define R300_GB_TEX_STR 2 /* Stuff with source texture coordinates (S,T,R). */ 588# define R300_GB_TEX0_SOURCE_SHIFT 16 589# define R300_GB_TEX1_SOURCE_SHIFT 18 590# define R300_GB_TEX2_SOURCE_SHIFT 20 591# define R300_GB_TEX3_SOURCE_SHIFT 22 592# define R300_GB_TEX4_SOURCE_SHIFT 24 593# define R300_GB_TEX5_SOURCE_SHIFT 26 594# define R300_GB_TEX6_SOURCE_SHIFT 28 595# define R300_GB_TEX7_SOURCE_SHIFT 30 596 597/* MSPOS - positions for multisample antialiasing (?) */ 598#define R300_GB_MSPOS0 0x4010 599 /* shifts - each of the fields is 4 bits */ 600# define R300_GB_MSPOS0__MS_X0_SHIFT 0 601# define R300_GB_MSPOS0__MS_Y0_SHIFT 4 602# define R300_GB_MSPOS0__MS_X1_SHIFT 8 603# define R300_GB_MSPOS0__MS_Y1_SHIFT 12 604# define R300_GB_MSPOS0__MS_X2_SHIFT 16 605# define R300_GB_MSPOS0__MS_Y2_SHIFT 20 606# define R300_GB_MSPOS0__MSBD0_Y 24 607# define R300_GB_MSPOS0__MSBD0_X 28 608 609#define R300_GB_MSPOS1 0x4014 610# define R300_GB_MSPOS1__MS_X3_SHIFT 0 611# define R300_GB_MSPOS1__MS_Y3_SHIFT 4 612# define R300_GB_MSPOS1__MS_X4_SHIFT 8 613# define R300_GB_MSPOS1__MS_Y4_SHIFT 12 614# define R300_GB_MSPOS1__MS_X5_SHIFT 16 615# define R300_GB_MSPOS1__MS_Y5_SHIFT 20 616# define R300_GB_MSPOS1__MSBD1 24 617 618/* Specifies the graphics pipeline configuration for rasterization. */ 619#define R300_GB_TILE_CONFIG 0x4018 620# define R300_GB_TILE_DISABLE (0 << 0) 621# define R300_GB_TILE_ENABLE (1 << 0) 622# define R300_GB_TILE_PIPE_COUNT_RV300 (0 << 1) /* RV350 (1 pipe, 1 ctx) */ 623# define R300_GB_TILE_PIPE_COUNT_R300 (3 << 1) /* R300 (2 pipes, 1 ctx) */ 624# define R300_GB_TILE_PIPE_COUNT_R420_3P (6 << 1) /* R420-3P (3 pipes, 1 ctx) */ 625# define R300_GB_TILE_PIPE_COUNT_R420 (7 << 1) /* R420 (4 pipes, 1 ctx) */ 626# define R300_GB_TILE_SIZE_8 (0 << 4) 627# define R300_GB_TILE_SIZE_16 (1 << 4) 628# define R300_GB_TILE_SIZE_32 (2 << 4) 629# define R300_GB_SUPER_SIZE_1 (0 << 6) 630# define R300_GB_SUPER_SIZE_2 (1 << 6) 631# define R300_GB_SUPER_SIZE_4 (2 << 6) 632# define R300_GB_SUPER_SIZE_8 (3 << 6) 633# define R300_GB_SUPER_SIZE_16 (4 << 6) 634# define R300_GB_SUPER_SIZE_32 (5 << 6) 635# define R300_GB_SUPER_SIZE_64 (6 << 6) 636# define R300_GB_SUPER_SIZE_128 (7 << 6) 637# define R300_GB_SUPER_X_SHIFT 9 /* 3 bits wide */ 638# define R300_GB_SUPER_Y_SHIFT 12 /* 3 bits wide */ 639# define R300_GB_SUPER_TILE_A (0 << 15) 640# define R300_GB_SUPER_TILE_B (1 << 15) 641# define R300_GB_SUBPIXEL_1_12 (0 << 16) 642# define R300_GB_SUBPIXEL_1_16 (1 << 16) 643# define GB_TILE_CONFIG_QUADS_PER_RAS_4 (0 << 17) 644# define GB_TILE_CONFIG_QUADS_PER_RAS_8 (1 << 17) 645# define GB_TILE_CONFIG_QUADS_PER_RAS_16 (2 << 17) 646# define GB_TILE_CONFIG_QUADS_PER_RAS_32 (3 << 17) 647# define GB_TILE_CONFIG_BB_SCAN_INTERCEPT (0 << 19) 648# define GB_TILE_CONFIG_BB_SCAN_BOUND_BOX (1 << 19) 649# define GB_TILE_CONFIG_ALT_SCAN_EN_LR (0 << 20) 650# define GB_TILE_CONFIG_ALT_SCAN_EN_LRL (1 << 20) 651# define GB_TILE_CONFIG_ALT_OFFSET (0 << 21) 652# define GB_TILE_CONFIG_SUBPRECISION (0 << 22) 653# define GB_TILE_CONFIG_ALT_TILING_DEF (0 << 23) 654# define GB_TILE_CONFIG_ALT_TILING_3_2 (1 << 23) 655# define GB_TILE_CONFIG_Z_EXTENDED_24_1 (0 << 24) 656# define GB_TILE_CONFIG_Z_EXTENDED_S25_1 (1 << 24) 657 658/* Specifies the sizes of the various FIFO`s in the sc/rs/us. This register must be the first one written */ 659#define R300_GB_FIFO_SIZE 0x4024 660 /* each of the following is 2 bits wide */ 661#define R300_GB_FIFO_SIZE_32 0 662#define R300_GB_FIFO_SIZE_64 1 663#define R300_GB_FIFO_SIZE_128 2 664#define R300_GB_FIFO_SIZE_256 3 665# define R300_SC_IFIFO_SIZE_SHIFT 0 666# define R300_SC_TZFIFO_SIZE_SHIFT 2 667# define R300_SC_BFIFO_SIZE_SHIFT 4 668 669# define R300_US_OFIFO_SIZE_SHIFT 12 670# define R300_US_WFIFO_SIZE_SHIFT 14 671 /* the following use the same constants as above, but meaning is 672 is times 2 (i.e. instead of 32 words it means 64 */ 673# define R300_RS_TFIFO_SIZE_SHIFT 6 674# define R300_RS_CFIFO_SIZE_SHIFT 8 675# define R300_US_RAM_SIZE_SHIFT 10 676 /* watermarks, 3 bits wide */ 677# define R300_RS_HIGHWATER_COL_SHIFT 16 678# define R300_RS_HIGHWATER_TEX_SHIFT 19 679# define R300_OFIFO_HIGHWATER_SHIFT 22 /* two bits only */ 680# define R300_CUBE_FIFO_HIGHWATER_COL_SHIFT 24 681 682#define GB_Z_PEQ_CONFIG 0x4028 683# define GB_Z_PEQ_CONFIG_Z_PEQ_SIZE_4_4 (0 << 0) 684# define GB_Z_PEQ_CONFIG_Z_PEQ_SIZE_8_8 (1 << 0) 685 686/* Specifies various polygon specific selects (fog, depth, perspective). */ 687#define R300_GB_SELECT 0x401c 688# define R300_GB_FOG_SELECT_C0A (0 << 0) 689# define R300_GB_FOG_SELECT_C1A (1 << 0) 690# define R300_GB_FOG_SELECT_C2A (2 << 0) 691# define R300_GB_FOG_SELECT_C3A (3 << 0) 692# define R300_GB_FOG_SELECT_1_1_W (4 << 0) 693# define R300_GB_FOG_SELECT_Z (5 << 0) 694# define R300_GB_DEPTH_SELECT_Z (0 << 3) 695# define R300_GB_DEPTH_SELECT_1_1_W (1 << 3) 696# define R300_GB_W_SELECT_1_W (0 << 4) 697# define R300_GB_W_SELECT_1 (1 << 4) 698# define R300_GB_FOG_STUFF_DISABLE (0 << 5) 699# define R300_GB_FOG_STUFF_ENABLE (1 << 5) 700# define R300_GB_FOG_STUFF_TEX_SHIFT 6 701# define R300_GB_FOG_STUFF_TEX_MASK 0x000003c0 702# define R300_GB_FOG_STUFF_COMP_SHIFT 10 703# define R300_GB_FOG_STUFF_COMP_MASK 0x00000c00 704 705/* Specifies the graphics pipeline configuration for antialiasing. */ 706#define R300_GB_AA_CONFIG 0x4020 707# define GB_AA_CONFIG_AA_DISABLE (0 << 0) 708# define GB_AA_CONFIG_AA_ENABLE (1 << 0) 709# define GB_AA_CONFIG_NUM_AA_SUBSAMPLES_2 (0 << 1) 710# define GB_AA_CONFIG_NUM_AA_SUBSAMPLES_3 (1 << 1) 711# define GB_AA_CONFIG_NUM_AA_SUBSAMPLES_4 (2 << 1) 712# define GB_AA_CONFIG_NUM_AA_SUBSAMPLES_6 (3 << 1) 713 714/* Selects which of 4 pipes are active. */ 715#define GB_PIPE_SELECT 0x402c 716# define GB_PIPE_SELECT_PIPE0_ID_SHIFT 0 717# define GB_PIPE_SELECT_PIPE1_ID_SHIFT 2 718# define GB_PIPE_SELECT_PIPE2_ID_SHIFT 4 719# define GB_PIPE_SELECT_PIPE3_ID_SHIFT 6 720# define GB_PIPE_SELECT_PIPE_MASK_SHIFT 8 721# define GB_PIPE_SELECT_MAX_PIPE 12 722# define GB_PIPE_SELECT_BAD_PIPES 14 723# define GB_PIPE_SELECT_CONFIG_PIPES 18 724 725 726/* Specifies the sizes of the various FIFO`s in the sc/rs. */ 727#define GB_FIFO_SIZE1 0x4070 728/* High water mark for SC input fifo */ 729# define GB_FIFO_SIZE1_SC_HIGHWATER_IFIFO_SHIFT 0 730# define GB_FIFO_SIZE1_SC_HIGHWATER_IFIFO_MASK 0x0000003f 731/* High water mark for SC input fifo (B) */ 732# define GB_FIFO_SIZE1_SC_HIGHWATER_BFIFO_SHIFT 6 733# define GB_FIFO_SIZE1_SC_HIGHWATER_BFIFO_MASK 0x00000fc0 734/* High water mark for RS colors' fifo */ 735# define GB_FIFO_SIZE1_SC_HIGHWATER_COL_SHIFT 12 736# define GB_FIFO_SIZE1_SC_HIGHWATER_COL_MASK 0x0003f000 737/* High water mark for RS textures' fifo */ 738# define GB_FIFO_SIZE1_SC_HIGHWATER_TEX_SHIFT 18 739# define GB_FIFO_SIZE1_SC_HIGHWATER_TEX_MASK 0x00fc0000 740 741/* This table specifies the source location and format for up to 16 texture 742 * addresses (i[0]:i[15]) and four colors (c[0]:c[3]) 743 */ 744#define R500_RS_IP_0 0x4074 745#define R500_RS_IP_1 0x4078 746#define R500_RS_IP_2 0x407C 747#define R500_RS_IP_3 0x4080 748#define R500_RS_IP_4 0x4084 749#define R500_RS_IP_5 0x4088 750#define R500_RS_IP_6 0x408C 751#define R500_RS_IP_7 0x4090 752#define R500_RS_IP_8 0x4094 753#define R500_RS_IP_9 0x4098 754#define R500_RS_IP_10 0x409C 755#define R500_RS_IP_11 0x40A0 756#define R500_RS_IP_12 0x40A4 757#define R500_RS_IP_13 0x40A8 758#define R500_RS_IP_14 0x40AC 759#define R500_RS_IP_15 0x40B0 760#define R500_RS_IP_PTR_K0 62 761#define R500_RS_IP_PTR_K1 63 762#define R500_RS_IP_TEX_PTR_S_SHIFT 0 763#define R500_RS_IP_TEX_PTR_T_SHIFT 6 764#define R500_RS_IP_TEX_PTR_R_SHIFT 12 765#define R500_RS_IP_TEX_PTR_Q_SHIFT 18 766#define R500_RS_IP_COL_PTR_SHIFT 24 767#define R500_RS_IP_COL_FMT_SHIFT 27 768# define R500_RS_SEL_S(x) ((x) << 0) 769# define R500_RS_SEL_T(x) ((x) << 6) 770# define R500_RS_SEL_R(x) ((x) << 12) 771# define R500_RS_SEL_Q(x) ((x) << 18) 772# define R500_RS_COL_PTR(x) ((x) << 24) 773# define R500_RS_COL_FMT(x) ((x) << 27) 774/* gap */ 775#define R500_RS_IP_OFFSET_DIS (0 << 31) 776#define R500_RS_IP_OFFSET_EN (1 << 31) 777 778/* gap */ 779 780/* Zero to flush caches. */ 781#define R300_TX_INVALTAGS 0x4100 782#define R300_TX_FLUSH 0x0 783 784/* The upper enable bits are guessed, based on fglrx reported limits. */ 785#define R300_TX_ENABLE 0x4104 786# define R300_TX_ENABLE_0 (1 << 0) 787# define R300_TX_ENABLE_1 (1 << 1) 788# define R300_TX_ENABLE_2 (1 << 2) 789# define R300_TX_ENABLE_3 (1 << 3) 790# define R300_TX_ENABLE_4 (1 << 4) 791# define R300_TX_ENABLE_5 (1 << 5) 792# define R300_TX_ENABLE_6 (1 << 6) 793# define R300_TX_ENABLE_7 (1 << 7) 794# define R300_TX_ENABLE_8 (1 << 8) 795# define R300_TX_ENABLE_9 (1 << 9) 796# define R300_TX_ENABLE_10 (1 << 10) 797# define R300_TX_ENABLE_11 (1 << 11) 798# define R300_TX_ENABLE_12 (1 << 12) 799# define R300_TX_ENABLE_13 (1 << 13) 800# define R300_TX_ENABLE_14 (1 << 14) 801# define R300_TX_ENABLE_15 (1 << 15) 802 803#define R500_TX_FILTER_4 0x4110 804# define R500_TX_WEIGHT_1_SHIFT (0) 805# define R500_TX_WEIGHT_0_SHIFT (11) 806# define R500_TX_WEIGHT_PAIR (1<<22) 807# define R500_TX_PHASE_SHIFT (23) 808# define R500_TX_DIRECTION_HORIZONTAL (0<<27) 809# define R500_TX_DIRECTION_VERITCAL (1<<27) 810 811/* S Texture Coordinate of Vertex 0 for Point texture stuffing (LLC) */ 812#define R300_GA_POINT_S0 0x4200 813 814/* T Texture Coordinate of Vertex 0 for Point texture stuffing (LLC) */ 815#define R300_GA_POINT_T0 0x4204 816 817/* S Texture Coordinate of Vertex 2 for Point texture stuffing (URC) */ 818#define R300_GA_POINT_S1 0x4208 819 820/* T Texture Coordinate of Vertex 2 for Point texture stuffing (URC) */ 821#define R300_GA_POINT_T1 0x420c 822 823/* Specifies amount to shift integer position of vertex (screen space) before 824 * converting to float for triangle stipple. 825 */ 826#define R300_GA_TRIANGLE_STIPPLE 0x4214 827# define R300_GA_TRIANGLE_STIPPLE_X_SHIFT_SHIFT 0 828# define R300_GA_TRIANGLE_STIPPLE_X_SHIFT_MASK 0x0000000f 829# define R300_GA_TRIANGLE_STIPPLE_Y_SHIFT_SHIFT 16 830# define R300_GA_TRIANGLE_STIPPLE_Y_SHIFT_MASK 0x000f0000 831 832/* The pointsize is given in multiples of 6. The pointsize can be enormous: 833 * Clear() renders a single point that fills the entire framebuffer. 834 * 1/2 Height of point; fixed (16.0), subpixel format (1/12 or 1/16, even if in 835 * 8b precision). 836 */ 837#define R300_GA_POINT_SIZE 0x421C 838# define R300_POINTSIZE_Y_SHIFT 0 839# define R300_POINTSIZE_Y_MASK 0x0000ffff 840# define R300_POINTSIZE_X_SHIFT 16 841# define R300_POINTSIZE_X_MASK 0xffff0000 842# define R300_POINTSIZE_MAX (R300_POINTSIZE_Y_MASK / 6) 843 844/* Blue fill color */ 845#define R500_GA_FILL_R 0x4220 846 847/* Blue fill color */ 848#define R500_GA_FILL_G 0x4224 849 850/* Blue fill color */ 851#define R500_GA_FILL_B 0x4228 852 853/* Alpha fill color */ 854#define R500_GA_FILL_A 0x422c 855 856 857/* Specifies maximum and minimum point & sprite sizes for per vertex size 858 * specification. The lower part (15:0) is MIN and (31:16) is max. 859 */ 860#define R300_GA_POINT_MINMAX 0x4230 861# define R300_GA_POINT_MINMAX_MIN_SHIFT 0 862# define R300_GA_POINT_MINMAX_MIN_MASK (0xFFFF << 0) 863# define R300_GA_POINT_MINMAX_MAX_SHIFT 16 864# define R300_GA_POINT_MINMAX_MAX_MASK (0xFFFF << 16) 865 866/* 1/2 width of line, in subpixels (1/12 or 1/16 only, even in 8b 867 * subprecision); (16.0) fixed format. 868 * 869 * The line width is given in multiples of 6. 870 * In default mode lines are classified as vertical lines. 871 * HO: horizontal 872 * VE: vertical or horizontal 873 * HO & VE: no classification 874 */ 875#define R300_GA_LINE_CNTL 0x4234 876# define R300_GA_LINE_CNTL_WIDTH_SHIFT 0 877# define R300_GA_LINE_CNTL_WIDTH_MASK 0x0000ffff 878# define R300_GA_LINE_CNTL_END_TYPE_HOR (0 << 16) 879# define R300_GA_LINE_CNTL_END_TYPE_VER (1 << 16) 880# define R300_GA_LINE_CNTL_END_TYPE_SQR (2 << 16) /* horizontal or vertical depending upon slope */ 881# define R300_GA_LINE_CNTL_END_TYPE_COMP (3 << 16) /* Computed (perpendicular to slope) */ 882# define R500_GA_LINE_CNTL_SORT_NO (0 << 18) 883# define R500_GA_LINE_CNTL_SORT_MINX_MINY (1 << 18) 884/** TODO: looks wrong */ 885# define R300_LINESIZE_MAX (R300_GA_LINE_CNTL_WIDTH_MASK / 6) 886/** TODO: looks wrong */ 887# define R300_LINE_CNT_HO (1 << 16) 888/** TODO: looks wrong */ 889# define R300_LINE_CNT_VE (1 << 17) 890 891/* Line Stipple configuration information. */ 892#define R300_GA_LINE_STIPPLE_CONFIG 0x4238 893# define R300_GA_LINE_STIPPLE_CONFIG_LINE_RESET_NO (0 << 0) 894# define R300_GA_LINE_STIPPLE_CONFIG_LINE_RESET_LINE (1 << 0) 895# define R300_GA_LINE_STIPPLE_CONFIG_LINE_RESET_PACKET (2 << 0) 896# define R300_GA_LINE_STIPPLE_CONFIG_STIPPLE_SCALE_SHIFT 2 897# define R300_GA_LINE_STIPPLE_CONFIG_STIPPLE_SCALE_MASK 0xfffffffc 898 899/* Used to load US instructions and constants */ 900#define R500_GA_US_VECTOR_INDEX 0x4250 901# define R500_GA_US_VECTOR_INDEX_SHIFT 0 902# define R500_GA_US_VECTOR_INDEX_MASK 0x000000ff 903# define R500_GA_US_VECTOR_INDEX_TYPE_INSTR (0 << 16) 904# define R500_GA_US_VECTOR_INDEX_TYPE_CONST (1 << 16) 905# define R500_GA_US_VECTOR_INDEX_CLAMP_NO (0 << 17) 906# define R500_GA_US_VECTOR_INDEX_CLAMP_CONST (1 << 17) 907 908/* Data register for loading US instructions and constants */ 909#define R500_GA_US_VECTOR_DATA 0x4254 910 911/* Specifies color properties and mappings of textures. */ 912#define R500_GA_COLOR_CONTROL_PS3 0x4258 913# define R500_TEX0_SHADING_PS3_SOLID (0 << 0) 914# define R500_TEX0_SHADING_PS3_FLAT (1 << 0) 915# define R500_TEX0_SHADING_PS3_GOURAUD (2 << 0) 916# define R500_TEX1_SHADING_PS3_SOLID (0 << 2) 917# define R500_TEX1_SHADING_PS3_FLAT (1 << 2) 918# define R500_TEX1_SHADING_PS3_GOURAUD (2 << 2) 919# define R500_TEX2_SHADING_PS3_SOLID (0 << 4) 920# define R500_TEX2_SHADING_PS3_FLAT (1 << 4) 921# define R500_TEX2_SHADING_PS3_GOURAUD (2 << 4) 922# define R500_TEX3_SHADING_PS3_SOLID (0 << 6) 923# define R500_TEX3_SHADING_PS3_FLAT (1 << 6) 924# define R500_TEX3_SHADING_PS3_GOURAUD (2 << 6) 925# define R500_TEX4_SHADING_PS3_SOLID (0 << 8) 926# define R500_TEX4_SHADING_PS3_FLAT (1 << 8) 927# define R500_TEX4_SHADING_PS3_GOURAUD (2 << 8) 928# define R500_TEX5_SHADING_PS3_SOLID (0 << 10) 929# define R500_TEX5_SHADING_PS3_FLAT (1 << 10) 930# define R500_TEX5_SHADING_PS3_GOURAUD (2 << 10) 931# define R500_TEX6_SHADING_PS3_SOLID (0 << 12) 932# define R500_TEX6_SHADING_PS3_FLAT (1 << 12) 933# define R500_TEX6_SHADING_PS3_GOURAUD (2 << 12) 934# define R500_TEX7_SHADING_PS3_SOLID (0 << 14) 935# define R500_TEX7_SHADING_PS3_FLAT (1 << 14) 936# define R500_TEX7_SHADING_PS3_GOURAUD (2 << 14) 937# define R500_TEX8_SHADING_PS3_SOLID (0 << 16) 938# define R500_TEX8_SHADING_PS3_FLAT (1 << 16) 939# define R500_TEX8_SHADING_PS3_GOURAUD (2 << 16) 940# define R500_TEX9_SHADING_PS3_SOLID (0 << 18) 941# define R500_TEX9_SHADING_PS3_FLAT (1 << 18) 942# define R500_TEX9_SHADING_PS3_GOURAUD (2 << 18) 943# define R500_TEX10_SHADING_PS3_SOLID (0 << 20) 944# define R500_TEX10_SHADING_PS3_FLAT (1 << 20) 945# define R500_TEX10_SHADING_PS3_GOURAUD (2 << 20) 946# define R500_COLOR0_TEX_OVERRIDE_NO (0 << 22) 947# define R500_COLOR0_TEX_OVERRIDE_TEX_0 (1 << 22) 948# define R500_COLOR0_TEX_OVERRIDE_TEX_1 (2 << 22) 949# define R500_COLOR0_TEX_OVERRIDE_TEX_2 (3 << 22) 950# define R500_COLOR0_TEX_OVERRIDE_TEX_3 (4 << 22) 951# define R500_COLOR0_TEX_OVERRIDE_TEX_4 (5 << 22) 952# define R500_COLOR0_TEX_OVERRIDE_TEX_5 (6 << 22) 953# define R500_COLOR0_TEX_OVERRIDE_TEX_6 (7 << 22) 954# define R500_COLOR0_TEX_OVERRIDE_TEX_7 (8 << 22) 955# define R500_COLOR0_TEX_OVERRIDE_TEX_8_C2 (9 << 22) 956# define R500_COLOR0_TEX_OVERRIDE_TEX_9_C3 (10 << 22) 957# define R500_COLOR1_TEX_OVERRIDE_NO (0 << 26) 958# define R500_COLOR1_TEX_OVERRIDE_TEX_0 (1 << 26) 959# define R500_COLOR1_TEX_OVERRIDE_TEX_1 (2 << 26) 960# define R500_COLOR1_TEX_OVERRIDE_TEX_2 (3 << 26) 961# define R500_COLOR1_TEX_OVERRIDE_TEX_3 (4 << 26) 962# define R500_COLOR1_TEX_OVERRIDE_TEX_4 (5 << 26) 963# define R500_COLOR1_TEX_OVERRIDE_TEX_5 (6 << 26) 964# define R500_COLOR1_TEX_OVERRIDE_TEX_6 (7 << 26) 965# define R500_COLOR1_TEX_OVERRIDE_TEX_7 (8 << 26) 966# define R500_COLOR1_TEX_OVERRIDE_TEX_8_C2 (9 << 26) 967# define R500_COLOR1_TEX_OVERRIDE_TEX_9_C3 (10 << 26) 968 969/* Returns idle status of various G3D block, captured when GA_IDLE written or 970 * when hard or soft reset asserted. 971 */ 972#define R500_GA_IDLE 0x425c 973# define R500_GA_IDLE_PIPE3_Z_IDLE (0 << 0) 974# define R500_GA_IDLE_PIPE2_Z_IDLE (0 << 1) 975# define R500_GA_IDLE_PIPE3_CD_IDLE (0 << 2) 976# define R500_GA_IDLE_PIPE2_CD_IDLE (0 << 3) 977# define R500_GA_IDLE_PIPE3_FG_IDLE (0 << 4) 978# define R500_GA_IDLE_PIPE2_FG_IDLE (0 << 5) 979# define R500_GA_IDLE_PIPE3_US_IDLE (0 << 6) 980# define R500_GA_IDLE_PIPE2_US_IDLE (0 << 7) 981# define R500_GA_IDLE_PIPE3_SC_IDLE (0 << 8) 982# define R500_GA_IDLE_PIPE2_SC_IDLE (0 << 9) 983# define R500_GA_IDLE_PIPE3_RS_IDLE (0 << 10) 984# define R500_GA_IDLE_PIPE2_RS_IDLE (0 << 11) 985# define R500_GA_IDLE_PIPE1_Z_IDLE (0 << 12) 986# define R500_GA_IDLE_PIPE0_Z_IDLE (0 << 13) 987# define R500_GA_IDLE_PIPE1_CD_IDLE (0 << 14) 988# define R500_GA_IDLE_PIPE0_CD_IDLE (0 << 15) 989# define R500_GA_IDLE_PIPE1_FG_IDLE (0 << 16) 990# define R500_GA_IDLE_PIPE0_FG_IDLE (0 << 17) 991# define R500_GA_IDLE_PIPE1_US_IDLE (0 << 18) 992# define R500_GA_IDLE_PIPE0_US_IDLE (0 << 19) 993# define R500_GA_IDLE_PIPE1_SC_IDLE (0 << 20) 994# define R500_GA_IDLE_PIPE0_SC_IDLE (0 << 21) 995# define R500_GA_IDLE_PIPE1_RS_IDLE (0 << 22) 996# define R500_GA_IDLE_PIPE0_RS_IDLE (0 << 23) 997# define R500_GA_IDLE_SU_IDLE (0 << 24) 998# define R500_GA_IDLE_GA_IDLE (0 << 25) 999# define R500_GA_IDLE_GA_UNIT2_IDLE (0 << 26) 1000 1001/* Current value of stipple accumulator. */ 1002#define R300_GA_LINE_STIPPLE_VALUE 0x4260 1003 1004/* S Texture Coordinate Value for Vertex 0 of Line (stuff textures -- i.e. AA) */ 1005#define R300_GA_LINE_S0 0x4264 1006/* S Texture Coordinate Value for Vertex 1 of Lines (V2 of parallelogram -- stuff textures -- i.e. AA) */ 1007#define R300_GA_LINE_S1 0x4268 1008 1009/* GA Input fifo high water marks */ 1010#define R500_GA_FIFO_CNTL 0x4270 1011# define R500_GA_FIFO_CNTL_VERTEX_FIFO_MASK 0x00000007 1012# define R500_GA_FIFO_CNTL_VERTEX_FIFO_SHIFT 0 1013# define R500_GA_FIFO_CNTL_VERTEX_INDEX_MASK 0x00000038 1014# define R500_GA_FIFO_CNTL_VERTEX_INDEX_SHIFT 3 1015# define R500_GA_FIFO_CNTL_VERTEX_REG_MASK 0x00003fc0 1016# define R500_GA_FIFO_CNTL_VERTEX_REG_SHIFT 6 1017 1018/* GA enhance/tweaks */ 1019#define R300_GA_ENHANCE 0x4274 1020# define R300_GA_ENHANCE_DEADLOCK_CNTL_NO_EFFECT (0 << 0) 1021# define R300_GA_ENHANCE_DEADLOCK_CNTL_PREVENT_TCL (1 << 0) /* Prevents TCL interface from deadlocking on GA side. */ 1022# define R300_GA_ENHANCE_FASTSYNC_CNTL_NO_EFFECT (0 << 1) 1023# define R300_GA_ENHANCE_FASTSYNC_CNTL_ENABLE (1 << 1) /* Enables high-performance register/primitive switching. */ 1024# define R500_GA_ENHANCE_REG_READWRITE_NO_EFFECT (0 << 2) /* R520+ only */ 1025# define R500_GA_ENHANCE_REG_READWRITE_ENABLE (1 << 2) /* R520+ only, Enables GA support of simultaneous register reads and writes. */ 1026# define R500_GA_ENHANCE_REG_NOSTALL_NO_EFFECT (0 << 3) 1027# define R500_GA_ENHANCE_REG_NOSTALL_ENABLE (1 << 3) /* Enables GA support of no-stall reads for register read back. */ 1028 1029#define R300_GA_COLOR_CONTROL 0x4278 1030# define R300_GA_COLOR_CONTROL_RGB0_SHADING_SOLID (0 << 0) 1031# define R300_GA_COLOR_CONTROL_RGB0_SHADING_FLAT (1 << 0) 1032# define R300_GA_COLOR_CONTROL_RGB0_SHADING_GOURAUD (2 << 0) 1033# define R300_GA_COLOR_CONTROL_ALPHA0_SHADING_SOLID (0 << 2) 1034# define R300_GA_COLOR_CONTROL_ALPHA0_SHADING_FLAT (1 << 2) 1035# define R300_GA_COLOR_CONTROL_ALPHA0_SHADING_GOURAUD (2 << 2) 1036# define R300_GA_COLOR_CONTROL_RGB1_SHADING_SOLID (0 << 4) 1037# define R300_GA_COLOR_CONTROL_RGB1_SHADING_FLAT (1 << 4) 1038# define R300_GA_COLOR_CONTROL_RGB1_SHADING_GOURAUD (2 << 4) 1039# define R300_GA_COLOR_CONTROL_ALPHA1_SHADING_SOLID (0 << 6) 1040# define R300_GA_COLOR_CONTROL_ALPHA1_SHADING_FLAT (1 << 6) 1041# define R300_GA_COLOR_CONTROL_ALPHA1_SHADING_GOURAUD (2 << 6) 1042# define R300_GA_COLOR_CONTROL_RGB2_SHADING_SOLID (0 << 8) 1043# define R300_GA_COLOR_CONTROL_RGB2_SHADING_FLAT (1 << 8) 1044# define R300_GA_COLOR_CONTROL_RGB2_SHADING_GOURAUD (2 << 8) 1045# define R300_GA_COLOR_CONTROL_ALPHA2_SHADING_SOLID (0 << 10) 1046# define R300_GA_COLOR_CONTROL_ALPHA2_SHADING_FLAT (1 << 10) 1047# define R300_GA_COLOR_CONTROL_ALPHA2_SHADING_GOURAUD (2 << 10) 1048# define R300_GA_COLOR_CONTROL_RGB3_SHADING_SOLID (0 << 12) 1049# define R300_GA_COLOR_CONTROL_RGB3_SHADING_FLAT (1 << 12) 1050# define R300_GA_COLOR_CONTROL_RGB3_SHADING_GOURAUD (2 << 12) 1051# define R300_GA_COLOR_CONTROL_ALPHA3_SHADING_SOLID (0 << 14) 1052# define R300_GA_COLOR_CONTROL_ALPHA3_SHADING_FLAT (1 << 14) 1053# define R300_GA_COLOR_CONTROL_ALPHA3_SHADING_GOURAUD (2 << 14) 1054# define R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_FIRST (0 << 16) 1055# define R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_SECOND (1 << 16) 1056# define R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_THIRD (2 << 16) 1057# define R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_LAST (3 << 16) 1058 1059# define R300_SHADE_MODEL_FLAT ( \ 1060 R300_GA_COLOR_CONTROL_RGB0_SHADING_FLAT | \ 1061 R300_GA_COLOR_CONTROL_ALPHA0_SHADING_FLAT | \ 1062 R300_GA_COLOR_CONTROL_RGB1_SHADING_FLAT | \ 1063 R300_GA_COLOR_CONTROL_ALPHA1_SHADING_FLAT | \ 1064 R300_GA_COLOR_CONTROL_RGB2_SHADING_FLAT | \ 1065 R300_GA_COLOR_CONTROL_ALPHA2_SHADING_FLAT | \ 1066 R300_GA_COLOR_CONTROL_RGB3_SHADING_FLAT | \ 1067 R300_GA_COLOR_CONTROL_ALPHA3_SHADING_FLAT | \ 1068 R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_LAST ) 1069 1070# define R300_SHADE_MODEL_SMOOTH ( \ 1071 R300_GA_COLOR_CONTROL_RGB0_SHADING_GOURAUD | \ 1072 R300_GA_COLOR_CONTROL_ALPHA0_SHADING_GOURAUD | \ 1073 R300_GA_COLOR_CONTROL_RGB1_SHADING_GOURAUD | \ 1074 R300_GA_COLOR_CONTROL_ALPHA1_SHADING_GOURAUD | \ 1075 R300_GA_COLOR_CONTROL_RGB2_SHADING_GOURAUD | \ 1076 R300_GA_COLOR_CONTROL_ALPHA2_SHADING_GOURAUD | \ 1077 R300_GA_COLOR_CONTROL_RGB3_SHADING_GOURAUD | \ 1078 R300_GA_COLOR_CONTROL_ALPHA3_SHADING_GOURAUD | \ 1079 R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_LAST ) 1080 1081/* Specifies red & green components of fill color -- S312 format -- Backwards comp. */ 1082#define R300_GA_SOLID_RG 0x427c 1083# define GA_SOLID_RG_COLOR_GREEN_SHIFT 0 1084# define GA_SOLID_RG_COLOR_GREEN_MASK 0x0000ffff 1085# define GA_SOLID_RG_COLOR_RED_SHIFT 16 1086# define GA_SOLID_RG_COLOR_RED_MASK 0xffff0000 1087/* Specifies blue & alpha components of fill color -- S312 format -- Backwards comp. */ 1088#define R300_GA_SOLID_BA 0x4280 1089# define GA_SOLID_BA_COLOR_ALPHA_SHIFT 0 1090# define GA_SOLID_BA_COLOR_ALPHA_MASK 0x0000ffff 1091# define GA_SOLID_BA_COLOR_BLUE_SHIFT 16 1092# define GA_SOLID_BA_COLOR_BLUE_MASK 0xffff0000 1093 1094/* Polygon Mode 1095 * Dangerous 1096 */ 1097#define R300_GA_POLY_MODE 0x4288 1098# define R300_GA_POLY_MODE_DISABLE (0 << 0) 1099# define R300_GA_POLY_MODE_DUAL (1 << 0) /* send 2 sets of 3 polys with specified poly type */ 1100/* reserved */ 1101# define R300_GA_POLY_MODE_FRONT_PTYPE_POINT (0 << 4) 1102# define R300_GA_POLY_MODE_FRONT_PTYPE_LINE (1 << 4) 1103# define R300_GA_POLY_MODE_FRONT_PTYPE_TRI (2 << 4) 1104/* reserved */ 1105# define R300_GA_POLY_MODE_BACK_PTYPE_POINT (0 << 7) 1106# define R300_GA_POLY_MODE_BACK_PTYPE_LINE (1 << 7) 1107# define R300_GA_POLY_MODE_BACK_PTYPE_TRI (2 << 7) 1108/* reserved */ 1109 1110/* Specifies the rouding mode for geometry & color SPFP to FP conversions. */ 1111#define R300_GA_ROUND_MODE 0x428c 1112# define R300_GA_ROUND_MODE_GEOMETRY_ROUND_TRUNC (0 << 0) 1113# define R300_GA_ROUND_MODE_GEOMETRY_ROUND_NEAREST (1 << 0) 1114# define R300_GA_ROUND_MODE_COLOR_ROUND_TRUNC (0 << 2) 1115# define R300_GA_ROUND_MODE_COLOR_ROUND_NEAREST (1 << 2) 1116# define R300_GA_ROUND_MODE_RGB_CLAMP_RGB (0 << 4) 1117# define R300_GA_ROUND_MODE_RGB_CLAMP_FP20 (1 << 4) 1118# define R300_GA_ROUND_MODE_ALPHA_CLAMP_RGB (0 << 5) 1119# define R300_GA_ROUND_MODE_ALPHA_CLAMP_FP20 (1 << 5) 1120# define R500_GA_ROUND_MODE_GEOMETRY_MASK_SHIFT 6 1121# define R500_GA_ROUND_MODE_GEOMETRY_MASK_MASK 0x000003c0 1122 1123/* Specifies x & y offsets for vertex data after conversion to FP. 1124 * Offsets are in S15 format (subpixels -- 1/12 or 1/16, even in 8b 1125 * subprecision). 1126 */ 1127#define R300_GA_OFFSET 0x4290 1128# define R300_GA_OFFSET_X_OFFSET_SHIFT 0 1129# define R300_GA_OFFSET_X_OFFSET_MASK 0x0000ffff 1130# define R300_GA_OFFSET_Y_OFFSET_SHIFT 16 1131# define R300_GA_OFFSET_Y_OFFSET_MASK 0xffff0000 1132 1133/* Specifies the scale to apply to fog. */ 1134#define R300_GA_FOG_SCALE 0x4294 1135/* Specifies the offset to apply to fog. */ 1136#define R300_GA_FOG_OFFSET 0x4298 1137/* Specifies number of cycles to assert reset, and also causes RB3D soft reset to assert. */ 1138#define R300_GA_SOFT_RESET 0x429c 1139 1140/* Not sure why there are duplicate of factor and constant values. 1141 * My best guess so far is that there are seperate zbiases for test and write. 1142 * Ordering might be wrong. 1143 * Some of the tests indicate that fgl has a fallback implementation of zbias 1144 * via pixel shaders. 1145 */ 1146#define R300_SU_TEX_WRAP 0x42A0 1147#define R300_SU_POLY_OFFSET_FRONT_SCALE 0x42A4 1148#define R300_SU_POLY_OFFSET_FRONT_OFFSET 0x42A8 1149#define R300_SU_POLY_OFFSET_BACK_SCALE 0x42AC 1150#define R300_SU_POLY_OFFSET_BACK_OFFSET 0x42B0 1151 1152/* This register needs to be set to (1<<1) for RV350 to correctly 1153 * perform depth test (see --vb-triangles in r300_demo) 1154 * Don't know about other chips. - Vladimir 1155 * This is set to 3 when GL_POLYGON_OFFSET_FILL is on. 1156 * My guess is that there are two bits for each zbias primitive 1157 * (FILL, LINE, POINT). 1158 * One to enable depth test and one for depth write. 1159 * Yet this doesnt explain why depth writes work ... 1160 */ 1161#define R300_SU_POLY_OFFSET_ENABLE 0x42B4 1162# define R300_FRONT_ENABLE (1 << 0) 1163# define R300_BACK_ENABLE (1 << 1) 1164# define R300_PARA_ENABLE (1 << 2) 1165 1166#define R300_SU_CULL_MODE 0x42B8 1167# define R300_CULL_FRONT (1 << 0) 1168# define R300_CULL_BACK (1 << 1) 1169# define R300_FRONT_FACE_CCW (0 << 2) 1170# define R300_FRONT_FACE_CW (1 << 2) 1171 1172/* SU Depth Scale value */ 1173#define R300_SU_DEPTH_SCALE 0x42c0 1174/* SU Depth Offset value */ 1175#define R300_SU_DEPTH_OFFSET 0x42c4 1176 1177 1178/* BEGIN: Rasterization / Interpolators - many guesses */ 1179 1180/* 1181 * TC_CNT is the number of incoming texture coordinate sets (i.e. it depends 1182 * on the vertex program, *not* the fragment program) 1183 */ 1184#define R300_RS_COUNT 0x4300 1185# define R300_IT_COUNT_SHIFT 0 1186# define R300_IT_COUNT_MASK 0x0000007f 1187# define R300_IC_COUNT_SHIFT 7 1188# define R300_IC_COUNT_MASK 0x00000780 1189# define R300_W_ADDR_SHIFT 12 1190# define R300_W_ADDR_MASK 0x0003f000 1191# define R300_HIRES_DIS (0 << 18) 1192# define R300_HIRES_EN (1 << 18) 1193# define R300_IT_COUNT(x) ((x) << 0) 1194# define R300_IC_COUNT(x) ((x) << 7) 1195# define R300_W_COUNT(x) ((x) << 12) 1196 1197#define R300_RS_INST_COUNT 0x4304 1198# define R300_RS_INST_COUNT_SHIFT 0 1199# define R300_RS_INST_COUNT_MASK 0x0000000f 1200# define R300_RS_TX_OFFSET_SHIFT 5 1201# define R300_RS_TX_OFFSET_MASK 0x000000e0 1202# define R300_RS_TX_OFFSET(x) ((x) << 5) 1203 1204/* gap */ 1205 1206/* Only used for texture coordinates. 1207 * Use the source field to route texture coordinate input from the 1208 * vertex program to the desired interpolator. Note that the source 1209 * field is relative to the outputs the vertex program *actually* 1210 * writes. If a vertex program only writes texcoord[1], this will 1211 * be source index 0. 1212 * Set INTERP_USED on all interpolators that produce data used by 1213 * the fragment program. INTERP_USED looks like a swizzling mask, 1214 * but I haven't seen it used that way. 1215 * 1216 * Note: The _UNKNOWN constants are always set in their respective 1217 * register. I don't know if this is necessary. 1218 */ 1219#define R300_RS_IP_0 0x4310 1220#define R300_RS_IP_1 0x4314 1221#define R300_RS_IP_2 0x4318 1222#define R300_RS_IP_3 0x431C 1223# define R300_RS_INTERP_SRC_SHIFT 2 /* TODO: check for removal */ 1224# define R300_RS_INTERP_SRC_MASK (7 << 2) /* TODO: check for removal */ 1225# define R300_RS_TEX_PTR(x) (x << 0) 1226# define R300_RS_COL_PTR(x) ((x) << 6) 1227# define R300_RS_COL_FMT(x) ((x) << 9) 1228# define R300_RS_COL_FMT_RGBA 0 1229# define R300_RS_COL_FMT_RGB0 1 1230# define R300_RS_COL_FMT_RGB1 2 1231# define R300_RS_COL_FMT_000A 4 1232# define R300_RS_COL_FMT_0000 5 1233# define R300_RS_COL_FMT_0001 6 1234# define R300_RS_COL_FMT_111A 8 1235# define R300_RS_COL_FMT_1110 9 1236# define R300_RS_COL_FMT_1111 10 1237# define R300_RS_SEL_S(x) ((x) << 13) 1238# define R300_RS_SEL_T(x) ((x) << 16) 1239# define R300_RS_SEL_R(x) ((x) << 19) 1240# define R300_RS_SEL_Q(x) ((x) << 22) 1241# define R300_RS_SEL_C0 0 1242# define R300_RS_SEL_C1 1 1243# define R300_RS_SEL_C2 2 1244# define R300_RS_SEL_C3 3 1245# define R300_RS_SEL_K0 4 1246# define R300_RS_SEL_K1 5 1247 1248 1249/* */ 1250#define R500_RS_INST_0 0x4320 1251#define R500_RS_INST_1 0x4324 1252#define R500_RS_INST_2 0x4328 1253#define R500_RS_INST_3 0x432c 1254#define R500_RS_INST_4 0x4330 1255#define R500_RS_INST_5 0x4334 1256#define R500_RS_INST_6 0x4338 1257#define R500_RS_INST_7 0x433c 1258#define R500_RS_INST_8 0x4340 1259#define R500_RS_INST_9 0x4344 1260#define R500_RS_INST_10 0x4348 1261#define R500_RS_INST_11 0x434c 1262#define R500_RS_INST_12 0x4350 1263#define R500_RS_INST_13 0x4354 1264#define R500_RS_INST_14 0x4358 1265#define R500_RS_INST_15 0x435c 1266#define R500_RS_INST_TEX_ID_SHIFT 0 1267# define R500_RS_INST_TEX_ID(x) ((x) << 0) 1268#define R500_RS_INST_TEX_CN_WRITE (1 << 4) 1269#define R500_RS_INST_TEX_ADDR_SHIFT 5 1270# define R500_RS_INST_TEX_ADDR(x) ((x) << 0) 1271#define R500_RS_INST_COL_ID_SHIFT 12 1272# define R500_RS_INST_COL_ID(x) ((x) << 12) 1273#define R500_RS_INST_COL_CN_NO_WRITE (0 << 16) 1274#define R500_RS_INST_COL_CN_WRITE (1 << 16) 1275#define R500_RS_INST_COL_CN_WRITE_FBUFFER (2 << 16) 1276#define R500_RS_INST_COL_CN_WRITE_BACKFACE (3 << 16) 1277#define R500_RS_INST_COL_ADDR_SHIFT 18 1278# define R500_RS_INST_COL_ADDR(x) ((x) << 18) 1279#define R500_RS_INST_TEX_ADJ (1 << 25) 1280#define R500_RS_INST_W_CN (1 << 26) 1281 1282/* These DWORDs control how vertex data is routed into fragment program 1283 * registers, after interpolators. 1284 */ 1285#define R300_RS_INST_0 0x4330 1286#define R300_RS_INST_1 0x4334 1287#define R300_RS_INST_2 0x4338 1288#define R300_RS_INST_3 0x433C 1289#define R300_RS_INST_4 0x4340 1290#define R300_RS_INST_5 0x4344 1291#define R300_RS_INST_6 0x4348 1292#define R300_RS_INST_7 0x434C 1293# define R300_RS_INST_TEX_ID(x) ((x) << 0) 1294# define R300_RS_INST_TEX_CN_WRITE (1 << 3) 1295# define R300_RS_INST_TEX_ADDR(x) ((x) << 6) 1296# define R300_RS_INST_TEX_ADDR_SHIFT 6 1297# define R300_RS_INST_COL_ID(x) ((x) << 11) 1298# define R300_RS_INST_COL_CN_WRITE (1 << 14) 1299# define R300_RS_INST_COL_ADDR(x) ((x) << 17) 1300# define R300_RS_INST_COL_ADDR_SHIFT 17 1301# define R300_RS_INST_TEX_ADJ (1 << 22) 1302# define R300_RS_COL_BIAS_UNUSED_SHIFT 23 1303 1304/* END: Rasterization / Interpolators - many guesses */ 1305 1306/* Hierarchical Z Enable */ 1307#define R300_SC_HYPERZ 0x43a4 1308# define R300_SC_HYPERZ_DISABLE (0 << 0) 1309# define R300_SC_HYPERZ_ENABLE (1 << 0) 1310# define R300_SC_HYPERZ_MIN (0 << 1) 1311# define R300_SC_HYPERZ_MAX (1 << 1) 1312# define R300_SC_HYPERZ_ADJ_256 (0 << 2) 1313# define R300_SC_HYPERZ_ADJ_128 (1 << 2) 1314# define R300_SC_HYPERZ_ADJ_64 (2 << 2) 1315# define R300_SC_HYPERZ_ADJ_32 (3 << 2) 1316# define R300_SC_HYPERZ_ADJ_16 (4 << 2) 1317# define R300_SC_HYPERZ_ADJ_8 (5 << 2) 1318# define R300_SC_HYPERZ_ADJ_4 (6 << 2) 1319# define R300_SC_HYPERZ_ADJ_2 (7 << 2) 1320# define R300_SC_HYPERZ_HZ_Z0MIN_NO (0 << 5) 1321# define R300_SC_HYPERZ_HZ_Z0MIN (1 << 5) 1322# define R300_SC_HYPERZ_HZ_Z0MAX_NO (0 << 6) 1323# define R300_SC_HYPERZ_HZ_Z0MAX (1 << 6) 1324 1325#define R300_SC_EDGERULE 0x43a8 1326 1327/* BEGIN: Scissors and cliprects */ 1328 1329/* There are four clipping rectangles. Their corner coordinates are inclusive. 1330 * Every pixel is assigned a number from 0 and 15 by setting bits 0-3 depending 1331 * on whether the pixel is inside cliprects 0-3, respectively. For example, 1332 * if a pixel is inside cliprects 0 and 1, but outside 2 and 3, it is assigned 1333 * the number 3 (binary 0011). 1334 * Iff the bit corresponding to the pixel's number in RE_CLIPRECT_CNTL is set, 1335 * the pixel is rasterized. 1336 * 1337 * In addition to this, there is a scissors rectangle. Only pixels inside the 1338 * scissors rectangle are drawn. (coordinates are inclusive) 1339 * 1340 * For some reason, the top-left corner of the framebuffer is at (1440, 1440) 1341 * for the purpose of clipping and scissors. 1342 */ 1343#define R300_SC_CLIPRECT_TL_0 0x43B0 1344#define R300_SC_CLIPRECT_BR_0 0x43B4 1345#define R300_SC_CLIPRECT_TL_1 0x43B8 1346#define R300_SC_CLIPRECT_BR_1 0x43BC 1347#define R300_SC_CLIPRECT_TL_2 0x43C0 1348#define R300_SC_CLIPRECT_BR_2 0x43C4 1349#define R300_SC_CLIPRECT_TL_3 0x43C8 1350#define R300_SC_CLIPRECT_BR_3 0x43CC 1351# define R300_CLIPRECT_OFFSET 1440 1352# define R300_CLIPRECT_MASK 0x1FFF 1353# define R300_CLIPRECT_X_SHIFT 0 1354# define R300_CLIPRECT_X_MASK (0x1FFF << 0) 1355# define R300_CLIPRECT_Y_SHIFT 13 1356# define R300_CLIPRECT_Y_MASK (0x1FFF << 13) 1357#define R300_SC_CLIP_RULE 0x43D0 1358# define R300_CLIP_OUT (1 << 0) 1359# define R300_CLIP_0 (1 << 1) 1360# define R300_CLIP_1 (1 << 2) 1361# define R300_CLIP_10 (1 << 3) 1362# define R300_CLIP_2 (1 << 4) 1363# define R300_CLIP_20 (1 << 5) 1364# define R300_CLIP_21 (1 << 6) 1365# define R300_CLIP_210 (1 << 7) 1366# define R300_CLIP_3 (1 << 8) 1367# define R300_CLIP_30 (1 << 9) 1368# define R300_CLIP_31 (1 << 10) 1369# define R300_CLIP_310 (1 << 11) 1370# define R300_CLIP_32 (1 << 12) 1371# define R300_CLIP_320 (1 << 13) 1372# define R300_CLIP_321 (1 << 14) 1373# define R300_CLIP_3210 (1 << 15) 1374 1375/* gap */ 1376 1377#define R300_SC_SCISSORS_TL 0x43E0 1378#define R300_SC_SCISSORS_BR 0x43E4 1379# define R300_SCISSORS_OFFSET 1440 1380# define R300_SCISSORS_X_SHIFT 0 1381# define R300_SCISSORS_X_MASK (0x1FFF << 0) 1382# define R300_SCISSORS_Y_SHIFT 13 1383# define R300_SCISSORS_Y_MASK (0x1FFF << 13) 1384 1385/* Screen door sample mask */ 1386#define R300_SC_SCREENDOOR 0x43e8 1387 1388/* END: Scissors and cliprects */ 1389 1390/* BEGIN: Texture specification */ 1391 1392/* 1393 * The texture specification dwords are grouped by meaning and not by texture 1394 * unit. This means that e.g. the offset for texture image unit N is found in 1395 * register TX_OFFSET_0 + (4*N) 1396 */ 1397#define R300_TX_FILTER0_0 0x4400 1398#define R300_TX_FILTER0_1 0x4404 1399#define R300_TX_FILTER0_2 0x4408 1400#define R300_TX_FILTER0_3 0x440c 1401#define R300_TX_FILTER0_4 0x4410 1402#define R300_TX_FILTER0_5 0x4414 1403#define R300_TX_FILTER0_6 0x4418 1404#define R300_TX_FILTER0_7 0x441c 1405#define R300_TX_FILTER0_8 0x4420 1406#define R300_TX_FILTER0_9 0x4424 1407#define R300_TX_FILTER0_10 0x4428 1408#define R300_TX_FILTER0_11 0x442c 1409#define R300_TX_FILTER0_12 0x4430 1410#define R300_TX_FILTER0_13 0x4434 1411#define R300_TX_FILTER0_14 0x4438 1412#define R300_TX_FILTER0_15 0x443c 1413# define R300_TX_REPEAT 0 1414# define R300_TX_MIRRORED 1 1415# define R300_TX_CLAMP_TO_EDGE 2 1416# define R300_TX_MIRROR_ONCE_TO_EDGE 3 1417# define R300_TX_CLAMP 4 1418# define R300_TX_MIRROR_ONCE 5 1419# define R300_TX_CLAMP_TO_BORDER 6 1420# define R300_TX_MIRROR_ONCE_TO_BORDER 7 1421# define R300_TX_WRAP_S_SHIFT 0 1422# define R300_TX_WRAP_S_MASK (7 << 0) 1423# define R300_TX_WRAP_T_SHIFT 3 1424# define R300_TX_WRAP_T_MASK (7 << 3) 1425# define R300_TX_WRAP_R_SHIFT 6 1426# define R300_TX_WRAP_R_MASK (7 << 6) 1427# define R300_TX_MAG_FILTER_4 (0 << 9) 1428# define R300_TX_MAG_FILTER_NEAREST (1 << 9) 1429# define R300_TX_MAG_FILTER_LINEAR (2 << 9) 1430# define R300_TX_MAG_FILTER_ANISO (3 << 9) 1431# define R300_TX_MAG_FILTER_MASK (3 << 9) 1432# define R300_TX_MIN_FILTER_NEAREST (1 << 11) 1433# define R300_TX_MIN_FILTER_LINEAR (2 << 11) 1434# define R300_TX_MIN_FILTER_ANISO (3 << 11) 1435# define R300_TX_MIN_FILTER_MASK (3 << 11) 1436# define R300_TX_MIN_FILTER_MIP_NONE (0 << 13) 1437# define R300_TX_MIN_FILTER_MIP_NEAREST (1 << 13) 1438# define R300_TX_MIN_FILTER_MIP_LINEAR (2 << 13) 1439# define R300_TX_MIN_FILTER_MIP_MASK (3 << 13) 1440# define R300_TX_MAX_ANISO_1_TO_1 (0 << 21) 1441# define R300_TX_MAX_ANISO_2_TO_1 (1 << 21) 1442# define R300_TX_MAX_ANISO_4_TO_1 (2 << 21) 1443# define R300_TX_MAX_ANISO_8_TO_1 (3 << 21) 1444# define R300_TX_MAX_ANISO_16_TO_1 (4 << 21) 1445# define R300_TX_MAX_ANISO_MASK (7 << 21) 1446# define R300_TX_WRAP_S(x) ((x) << 0) 1447# define R300_TX_WRAP_T(x) ((x) << 3) 1448 1449#define R300_TX_FILTER1_0 0x4440 1450# define R300_CHROMA_KEY_MODE_DISABLE 0 1451# define R300_CHROMA_KEY_FORCE 1 1452# define R300_CHROMA_KEY_BLEND 2 1453# define R300_MC_ROUND_NORMAL (0<<2) 1454# define R300_MC_ROUND_MPEG4 (1<<2) 1455# define R300_LOD_BIAS_SHIFT 3 1456# define R300_LOD_BIAS_MASK 0x1ff8 1457# define R300_EDGE_ANISO_EDGE_DIAG (0<<13) 1458# define R300_EDGE_ANISO_EDGE_ONLY (1<<13) 1459# define R300_MC_COORD_TRUNCATE_DISABLE (0<<14) 1460# define R300_MC_COORD_TRUNCATE_MPEG (1<<14) 1461# define R300_TX_TRI_PERF_0_8 (0<<15) 1462# define R300_TX_TRI_PERF_1_8 (1<<15) 1463# define R300_TX_TRI_PERF_1_4 (2<<15) 1464# define R300_TX_TRI_PERF_3_8 (3<<15) 1465# define R300_ANISO_THRESHOLD_MASK (7<<17) 1466 1467# define R500_MACRO_SWITCH (1<<22) 1468# define R500_BORDER_FIX (1<<31) 1469 1470#define R300_TX_FORMAT0_0 0x4480 1471# define R300_TX_WIDTHMASK_SHIFT 0 1472# define R300_TX_WIDTHMASK_MASK (2047 << 0) 1473# define R300_TX_HEIGHTMASK_SHIFT 11 1474# define R300_TX_HEIGHTMASK_MASK (2047 << 11) 1475# define R300_TX_DEPTHMASK_SHIFT 22 1476# define R300_TX_DEPTHMASK_MASK (0xf << 22) 1477# define R300_TX_MAX_MIP_LEVEL_SHIFT 26 1478# define R300_TX_MAX_MIP_LEVEL_MASK (0xf << 26) 1479# define R300_TX_SIZE_PROJECTED (1 << 30) 1480# define R300_TX_PITCH_EN (1 << 31) 1481# define R300_TX_WIDTH(x) ((x) << 0) 1482# define R300_TX_HEIGHT(x) ((x) << 11) 1483 1484#define R300_TX_FORMAT1_0 0x44C0 1485 /* The interpretation of the format word by Wladimir van der Laan */ 1486 /* The X, Y, Z and W refer to the layout of the components. 1487 They are given meanings as R, G, B and Alpha by the swizzle 1488 specification */ 1489# define R300_TX_FORMAT_X8 0x0 1490# define R500_TX_FORMAT_X1 0x0 // bit set in format 2 1491# define R300_TX_FORMAT_X16 0x1 1492# define R500_TX_FORMAT_X1_REV 0x0 // bit set in format 2 1493# define R300_TX_FORMAT_Y4X4 0x2 1494# define R300_TX_FORMAT_Y8X8 0x3 1495# define R300_TX_FORMAT_Y16X16 0x4 1496# define R300_TX_FORMAT_Z3Y3X2 0x5 1497# define R300_TX_FORMAT_Z5Y6X5 0x6 1498# define R300_TX_FORMAT_Z6Y5X5 0x7 1499# define R300_TX_FORMAT_Z11Y11X10 0x8 1500# define R300_TX_FORMAT_Z10Y11X11 0x9 1501# define R300_TX_FORMAT_W4Z4Y4X4 0xA 1502# define R300_TX_FORMAT_W1Z5Y5X5 0xB 1503# define R300_TX_FORMAT_W8Z8Y8X8 0xC 1504# define R300_TX_FORMAT_W2Z10Y10X10 0xD 1505# define R300_TX_FORMAT_W16Z16Y16X16 0xE 1506# define R300_TX_FORMAT_DXT1 0xF 1507# define R300_TX_FORMAT_DXT3 0x10 1508# define R300_TX_FORMAT_DXT5 0x11 1509# define R300_TX_FORMAT_D3DMFT_CxV8U8 0x12 /* no swizzle */ 1510# define R300_TX_FORMAT_A8R8G8B8 0x13 /* no swizzle */ 1511# define R300_TX_FORMAT_B8G8_B8G8 0x14 /* no swizzle */ 1512# define R300_TX_FORMAT_G8R8_G8B8 0x15 /* no swizzle */ 1513 1514 /* These two values are wrong, but they're the only values that 1515 * produce any even vaguely correct results. Can r300 only do 16-bit 1516 * depth textures? 1517 */ 1518# define R300_TX_FORMAT_X24_Y8 0x1e 1519# define R300_TX_FORMAT_X32 0x1e 1520 1521 /* 0x16 - some 16 bit green format.. ?? */ 1522# define R300_TX_FORMAT_3D (1 << 25) 1523# define R300_TX_FORMAT_CUBIC_MAP (2 << 25) 1524 1525 /* gap */ 1526 /* Floating point formats */ 1527 /* Note - hardware supports both 16 and 32 bit floating point */ 1528# define R300_TX_FORMAT_FL_I16 0x18 1529# define R300_TX_FORMAT_FL_I16A16 0x19 1530# define R300_TX_FORMAT_FL_R16G16B16A16 0x1A 1531# define R300_TX_FORMAT_FL_I32 0x1B 1532# define R300_TX_FORMAT_FL_I32A32 0x1C 1533# define R300_TX_FORMAT_FL_R32G32B32A32 0x1D 1534 /* alpha modes, convenience mostly */ 1535 /* if you have alpha, pick constant appropriate to the 1536 number of channels (1 for I8, 2 for I8A8, 4 for R8G8B8A8, etc */ 1537# define R300_TX_FORMAT_ALPHA_1CH 0x000 1538# define R300_TX_FORMAT_ALPHA_2CH 0x200 1539# define R300_TX_FORMAT_ALPHA_4CH 0x600 1540# define R300_TX_FORMAT_ALPHA_NONE 0xA00 1541 /* Swizzling */ 1542 /* constants */ 1543# define R300_TX_FORMAT_X 0 1544# define R300_TX_FORMAT_Y 1 1545# define R300_TX_FORMAT_Z 2 1546# define R300_TX_FORMAT_W 3 1547# define R300_TX_FORMAT_ZERO 4 1548# define R300_TX_FORMAT_ONE 5 1549 /* 2.0*Z, everything above 1.0 is set to 0.0 */ 1550# define R300_TX_FORMAT_CUT_Z 6 1551 /* 2.0*W, everything above 1.0 is set to 0.0 */ 1552# define R300_TX_FORMAT_CUT_W 7 1553 1554# define R300_TX_FORMAT_B_SHIFT 18 1555# define R300_TX_FORMAT_G_SHIFT 15 1556# define R300_TX_FORMAT_R_SHIFT 12 1557# define R300_TX_FORMAT_A_SHIFT 9 1558 /* Convenience macro to take care of layout and swizzling */ 1559# define R300_EASY_TX_FORMAT(B, G, R, A, FMT) ( \ 1560 ((R300_TX_FORMAT_##B)<<R300_TX_FORMAT_B_SHIFT) \ 1561 | ((R300_TX_FORMAT_##G)<<R300_TX_FORMAT_G_SHIFT) \ 1562 | ((R300_TX_FORMAT_##R)<<R300_TX_FORMAT_R_SHIFT) \ 1563 | ((R300_TX_FORMAT_##A)<<R300_TX_FORMAT_A_SHIFT) \ 1564 | (R300_TX_FORMAT_##FMT) \ 1565 ) 1566 /* These can be ORed with result of R300_EASY_TX_FORMAT() 1567 We don't really know what they do. Take values from a 1568 constant color ? */ 1569# define R300_TX_FORMAT_CONST_X (1<<5) 1570# define R300_TX_FORMAT_CONST_Y (2<<5) 1571# define R300_TX_FORMAT_CONST_Z (4<<5) 1572# define R300_TX_FORMAT_CONST_W (8<<5) 1573 1574# define R300_TX_FORMAT_YUV_MODE 0x00800000 1575 1576#define R300_TX_FORMAT2_0 0x4500 /* obvious missing in gap */ 1577# define R300_TX_PITCHMASK_SHIFT 0 1578# define R300_TX_PITCHMASK_MASK (2047 << 0) 1579# define R500_TXFORMAT_MSB (1 << 14) 1580# define R500_TXWIDTH_BIT11 (1 << 15) 1581# define R500_TXHEIGHT_BIT11 (1 << 16) 1582# define R500_POW2FIX2FLT (1 << 17) 1583# define R500_SEL_FILTER4_TC0 (0 << 18) 1584# define R500_SEL_FILTER4_TC1 (1 << 18) 1585# define R500_SEL_FILTER4_TC2 (2 << 18) 1586# define R500_SEL_FILTER4_TC3 (3 << 18) 1587 1588#define R300_TX_OFFSET_0 0x4540 1589#define R300_TX_OFFSET_1 0x4544 1590#define R300_TX_OFFSET_2 0x4548 1591#define R300_TX_OFFSET_3 0x454C 1592#define R300_TX_OFFSET_4 0x4550 1593#define R300_TX_OFFSET_5 0x4554 1594#define R300_TX_OFFSET_6 0x4558 1595#define R300_TX_OFFSET_7 0x455C 1596 /* BEGIN: Guess from R200 */ 1597# define R300_TXO_ENDIAN_NO_SWAP (0 << 0) 1598# define R300_TXO_ENDIAN_BYTE_SWAP (1 << 0) 1599# define R300_TXO_ENDIAN_WORD_SWAP (2 << 0) 1600# define R300_TXO_ENDIAN_HALFDW_SWAP (3 << 0) 1601# define R300_TXO_MACRO_TILE (1 << 2) 1602# define R300_TXO_MICRO_TILE_LINEAR (0 << 3) 1603# define R300_TXO_MICRO_TILE (1 << 3) 1604# define R300_TXO_MICRO_TILE_SQUARE (2 << 3) 1605# define R300_TXO_OFFSET_MASK 0xffffffe0 1606# define R300_TXO_OFFSET_SHIFT 5 1607 /* END: Guess from R200 */ 1608 1609/* 32 bit chroma key */ 1610#define R300_TX_CHROMA_KEY_0 0x4580 1611#define R300_TX_CHROMA_KEY_1 0x4584 1612#define R300_TX_CHROMA_KEY_2 0x4588 1613#define R300_TX_CHROMA_KEY_3 0x458c 1614#define R300_TX_CHROMA_KEY_4 0x4590 1615#define R300_TX_CHROMA_KEY_5 0x4594 1616#define R300_TX_CHROMA_KEY_6 0x4598 1617#define R300_TX_CHROMA_KEY_7 0x459c 1618#define R300_TX_CHROMA_KEY_8 0x45a0 1619#define R300_TX_CHROMA_KEY_9 0x45a4 1620#define R300_TX_CHROMA_KEY_10 0x45a8 1621#define R300_TX_CHROMA_KEY_11 0x45ac 1622#define R300_TX_CHROMA_KEY_12 0x45b0 1623#define R300_TX_CHROMA_KEY_13 0x45b4 1624#define R300_TX_CHROMA_KEY_14 0x45b8 1625#define R300_TX_CHROMA_KEY_15 0x45bc 1626/* ff00ff00 == { 0, 1.0, 0, 1.0 } */ 1627 1628/* Border Color */ 1629#define R300_TX_BORDER_COLOR_0 0x45c0 1630#define R300_TX_BORDER_COLOR_1 0x45c4 1631#define R300_TX_BORDER_COLOR_2 0x45c8 1632#define R300_TX_BORDER_COLOR_3 0x45cc 1633#define R300_TX_BORDER_COLOR_4 0x45d0 1634#define R300_TX_BORDER_COLOR_5 0x45d4 1635#define R300_TX_BORDER_COLOR_6 0x45d8 1636#define R300_TX_BORDER_COLOR_7 0x45dc 1637#define R300_TX_BORDER_COLOR_8 0x45e0 1638#define R300_TX_BORDER_COLOR_9 0x45e4 1639#define R300_TX_BORDER_COLOR_10 0x45e8 1640#define R300_TX_BORDER_COLOR_11 0x45ec 1641#define R300_TX_BORDER_COLOR_12 0x45f0 1642#define R300_TX_BORDER_COLOR_13 0x45f4 1643#define R300_TX_BORDER_COLOR_14 0x45f8 1644#define R300_TX_BORDER_COLOR_15 0x45fc 1645 1646 1647/* END: Texture specification */ 1648 1649/* BEGIN: Fragment program instruction set */ 1650 1651/* Fragment programs are written directly into register space. 1652 * There are separate instruction streams for texture instructions and ALU 1653 * instructions. 1654 * In order to synchronize these streams, the program is divided into up 1655 * to 4 nodes. Each node begins with a number of TEX operations, followed 1656 * by a number of ALU operations. 1657 * The first node can have zero TEX ops, all subsequent nodes must have at 1658 * least 1659 * one TEX ops. 1660 * All nodes must have at least one ALU op. 1661 * 1662 * The index of the last node is stored in PFS_CNTL_0: A value of 0 means 1663 * 1 node, a value of 3 means 4 nodes. 1664 * The total amount of instructions is defined in PFS_CNTL_2. The offsets are 1665 * offsets into the respective instruction streams, while *_END points to the 1666 * last instruction relative to this offset. 1667 */ 1668#define R300_US_CONFIG 0x4600 1669# define R300_PFS_CNTL_LAST_NODES_SHIFT 0 1670# define R300_PFS_CNTL_LAST_NODES_MASK (3 << 0) 1671# define R300_PFS_CNTL_FIRST_NODE_HAS_TEX (1 << 3) 1672#define R300_US_PIXSIZE 0x4604 1673/* There is an unshifted value here which has so far always been equal to the 1674 * index of the highest used temporary register. 1675 */ 1676#define R300_US_CODE_OFFSET 0x4608 1677# define R300_PFS_CNTL_ALU_OFFSET_SHIFT 0 1678# define R300_PFS_CNTL_ALU_OFFSET_MASK (63 << 0) 1679# define R300_PFS_CNTL_ALU_END_SHIFT 6 1680# define R300_PFS_CNTL_ALU_END_MASK (63 << 6) 1681# define R300_PFS_CNTL_TEX_OFFSET_SHIFT 13 1682# define R300_PFS_CNTL_TEX_OFFSET_MASK (31 << 13) 1683# define R300_PFS_CNTL_TEX_END_SHIFT 18 1684# define R300_PFS_CNTL_TEX_END_MASK (31 << 18) 1685 1686/* gap */ 1687 1688/* Nodes are stored backwards. The last active node is always stored in 1689 * PFS_NODE_3. 1690 * Example: In a 2-node program, NODE_0 and NODE_1 are set to 0. The 1691 * first node is stored in NODE_2, the second node is stored in NODE_3. 1692 * 1693 * Offsets are relative to the master offset from PFS_CNTL_2. 1694 */ 1695#define R300_US_CODE_ADDR_0 0x4610 1696#define R300_US_CODE_ADDR_1 0x4614 1697#define R300_US_CODE_ADDR_2 0x4618 1698#define R300_US_CODE_ADDR_3 0x461C 1699# define R300_ALU_START_SHIFT 0 1700# define R300_ALU_START_MASK (63 << 0) 1701# define R300_ALU_SIZE_SHIFT 6 1702# define R300_ALU_SIZE_MASK (63 << 6) 1703# define R300_TEX_START_SHIFT 12 1704# define R300_TEX_START_MASK (31 << 12) 1705# define R300_TEX_SIZE_SHIFT 17 1706# define R300_TEX_SIZE_MASK (31 << 17) 1707# define R300_RGBA_OUT (1 << 22) 1708# define R300_W_OUT (1 << 23) 1709 1710/* TEX 1711 * As far as I can tell, texture instructions cannot write into output 1712 * registers directly. A subsequent ALU instruction is always necessary, 1713 * even if it's just MAD o0, r0, 1, 0 1714 */ 1715#define R300_US_TEX_INST_0 0x4620 1716# define R300_SRC_ADDR_SHIFT 0 1717# define R300_SRC_ADDR_MASK (31 << 0) 1718# define R300_DST_ADDR_SHIFT 6 1719# define R300_DST_ADDR_MASK (31 << 6) 1720# define R300_TEX_ID_SHIFT 11 1721# define R300_TEX_ID_MASK (15 << 11) 1722# define R300_TEX_INST_SHIFT 15 1723# define R300_TEX_OP_NOP 0 1724# define R300_TEX_OP_LD 1 1725# define R300_TEX_OP_KIL 2 1726# define R300_TEX_OP_TXP 3 1727# define R300_TEX_OP_TXB 4 1728# define R300_TEX_INST_MASK (7 << 15) 1729 1730/* Output format from the unfied shader */ 1731#define R300_US_OUT_FMT_0 0x46A4 1732# define R300_US_OUT_FMT_C4_8 (0 << 0) 1733# define R300_US_OUT_FMT_C4_10 (1 << 0) 1734# define R300_US_OUT_FMT_C4_10_GAMMA (2 << 0) 1735# define R300_US_OUT_FMT_C_16 (3 << 0) 1736# define R300_US_OUT_FMT_C2_16 (4 << 0) 1737# define R300_US_OUT_FMT_C4_16 (5 << 0) 1738# define R300_US_OUT_FMT_C_16_MPEG (6 << 0) 1739# define R300_US_OUT_FMT_C2_16_MPEG (7 << 0) 1740# define R300_US_OUT_FMT_C2_4 (8 << 0) 1741# define R300_US_OUT_FMT_C_3_3_2 (9 << 0) 1742# define R300_US_OUT_FMT_C_6_5_6 (10 << 0) 1743# define R300_US_OUT_FMT_C_11_11_10 (11 << 0) 1744# define R300_US_OUT_FMT_C_10_11_11 (12 << 0) 1745# define R300_US_OUT_FMT_C_2_10_10_10 (13 << 0) 1746/* reserved */ 1747# define R300_US_OUT_FMT_UNUSED (15 << 0) 1748# define R300_US_OUT_FMT_C_16_FP (16 << 0) 1749# define R300_US_OUT_FMT_C2_16_FP (17 << 0) 1750# define R300_US_OUT_FMT_C4_16_FP (18 << 0) 1751# define R300_US_OUT_FMT_C_32_FP (19 << 0) 1752# define R300_US_OUT_FMT_C2_32_FP (20 << 0) 1753# define R300_US_OUT_FMT_C4_32_FP (21 << 0) 1754# define R300_C0_SEL_A (0 << 8) 1755# define R300_C0_SEL_R (1 << 8) 1756# define R300_C0_SEL_G (2 << 8) 1757# define R300_C0_SEL_B (3 << 8) 1758# define R300_C1_SEL_A (0 << 10) 1759# define R300_C1_SEL_R (1 << 10) 1760# define R300_C1_SEL_G (2 << 10) 1761# define R300_C1_SEL_B (3 << 10) 1762# define R300_C2_SEL_A (0 << 12) 1763# define R300_C2_SEL_R (1 << 12) 1764# define R300_C2_SEL_G (2 << 12) 1765# define R300_C2_SEL_B (3 << 12) 1766# define R300_C3_SEL_A (0 << 14) 1767# define R300_C3_SEL_R (1 << 14) 1768# define R300_C3_SEL_G (2 << 14) 1769# define R300_C3_SEL_B (3 << 14) 1770# define R300_OUT_SIGN(x) ((x) << 16) 1771# define R500_ROUND_ADJ (1 << 20) 1772 1773/* ALU 1774 * The ALU instructions register blocks are enumerated according to the order 1775 * in which fglrx. I assume there is space for 64 instructions, since 1776 * each block has space for a maximum of 64 DWORDs, and this matches reported 1777 * native limits. 1778 * 1779 * The basic functional block seems to be one MAD for each color and alpha, 1780 * and an adder that adds all components after the MUL. 1781 * - ADD, MUL, MAD etc.: use MAD with appropriate neutral operands 1782 * - DP4: Use OUTC_DP4, OUTA_DP4 1783 * - DP3: Use OUTC_DP3, OUTA_DP4, appropriate alpha operands 1784 * - DPH: Use OUTC_DP4, OUTA_DP4, appropriate alpha operands 1785 * - CMPH: If ARG2 > 0.5, return ARG0, else return ARG1 1786 * - CMP: If ARG2 < 0, return ARG1, else return ARG0 1787 * - FLR: use FRC+MAD 1788 * - XPD: use MAD+MAD 1789 * - SGE, SLT: use MAD+CMP 1790 * - RSQ: use ABS modifier for argument 1791 * - Use OUTC_REPL_ALPHA to write results of an alpha-only operation 1792 * (e.g. RCP) into color register 1793 * - apparently, there's no quick DST operation 1794 * - fglrx set FPI2_UNKNOWN_31 on a "MAD fragment.color, tmp0, tmp1, tmp2" 1795 * - fglrx set FPI2_UNKNOWN_31 on a "MAX r2, r1, c0" 1796 * - fglrx once set FPI0_UNKNOWN_31 on a "FRC r1, r1" 1797 * 1798 * Operand selection 1799 * First stage selects three sources from the available registers and 1800 * constant parameters. This is defined in INSTR1 (color) and INSTR3 (alpha). 1801 * fglrx sorts the three source fields: Registers before constants, 1802 * lower indices before higher indices; I do not know whether this is 1803 * necessary. 1804 * 1805 * fglrx fills unused sources with "read constant 0" 1806 * According to specs, you cannot select more than two different constants. 1807 * 1808 * Second stage selects the operands from the sources. This is defined in 1809 * INSTR0 (color) and INSTR2 (alpha). You can also select the special constants 1810 * zero and one. 1811 * Swizzling and negation happens in this stage, as well. 1812 * 1813 * Important: Color and alpha seem to be mostly separate, i.e. their sources 1814 * selection appears to be fully independent (the register storage is probably 1815 * physically split into a color and an alpha section). 1816 * However (because of the apparent physical split), there is some interaction 1817 * WRT swizzling. If, for example, you want to load an R component into an 1818 * Alpha operand, this R component is taken from a *color* source, not from 1819 * an alpha source. The corresponding register doesn't even have to appear in 1820 * the alpha sources list. (I hope this all makes sense to you) 1821 * 1822 * Destination selection 1823 * The destination register index is in FPI1 (color) and FPI3 (alpha) 1824 * together with enable bits. 1825 * There are separate enable bits for writing into temporary registers 1826 * (DSTC_REG_* /DSTA_REG) and and program output registers (DSTC_OUTPUT_* 1827 * /DSTA_OUTPUT). You can write to both at once, or not write at all (the 1828 * same index must be used for both). 1829 * 1830 * Note: There is a special form for LRP 1831 * - Argument order is the same as in ARB_fragment_program. 1832 * - Operation is MAD 1833 * - ARG1 is set to ARGC_SRC1C_LRP/ARGC_SRC1A_LRP 1834 * - Set FPI0/FPI2_SPECIAL_LRP 1835 * Arbitrary LRP (including support for swizzling) requires vanilla MAD+MAD 1836 */ 1837#define R300_US_ALU_RGB_ADDR_0 0x46C0 1838# define R300_ALU_SRC0C_SHIFT 0 1839# define R300_ALU_SRC0C_MASK (31 << 0) 1840# define R300_ALU_SRC0C_CONST (1 << 5) 1841# define R300_ALU_SRC1C_SHIFT 6 1842# define R300_ALU_SRC1C_MASK (31 << 6) 1843# define R300_ALU_SRC1C_CONST (1 << 11) 1844# define R300_ALU_SRC2C_SHIFT 12 1845# define R300_ALU_SRC2C_MASK (31 << 12) 1846# define R300_ALU_SRC2C_CONST (1 << 17) 1847# define R300_ALU_SRC_MASK 0x0003ffff 1848# define R300_ALU_DSTC_SHIFT 18 1849# define R300_ALU_DSTC_MASK (31 << 18) 1850# define R300_ALU_DSTC_REG_MASK_SHIFT 23 1851# define R300_ALU_DSTC_REG_X (1 << 23) 1852# define R300_ALU_DSTC_REG_Y (1 << 24) 1853# define R300_ALU_DSTC_REG_Z (1 << 25) 1854# define R300_ALU_DSTC_OUTPUT_MASK_SHIFT 26 1855# define R300_ALU_DSTC_OUTPUT_X (1 << 26) 1856# define R300_ALU_DSTC_OUTPUT_Y (1 << 27) 1857# define R300_ALU_DSTC_OUTPUT_Z (1 << 28) 1858# define R300_ALU_DSTC_OUTPUT_XYZ (7 << 26) 1859# define R300_RGB_ADDR0(x) ((x) << 0) 1860# define R300_RGB_ADDR1(x) ((x) << 6) 1861# define R300_RGB_ADDR2(x) ((x) << 12) 1862 1863#define R300_US_ALU_ALPHA_ADDR_0 0x47C0 1864# define R300_ALU_SRC0A_SHIFT 0 1865# define R300_ALU_SRC0A_MASK (31 << 0) 1866# define R300_ALU_SRC0A_CONST (1 << 5) 1867# define R300_ALU_SRC1A_SHIFT 6 1868# define R300_ALU_SRC1A_MASK (31 << 6) 1869# define R300_ALU_SRC1A_CONST (1 << 11) 1870# define R300_ALU_SRC2A_SHIFT 12 1871# define R300_ALU_SRC2A_MASK (31 << 12) 1872# define R300_ALU_SRC2A_CONST (1 << 17) 1873# define R300_ALU_SRC_MASK 0x0003ffff 1874# define R300_ALU_DSTA_SHIFT 18 1875# define R300_ALU_DSTA_MASK (31 << 18) 1876# define R300_ALU_DSTA_REG (1 << 23) 1877# define R300_ALU_DSTA_OUTPUT (1 << 24) 1878# define R300_ALU_DSTA_DEPTH (1 << 27) 1879# define R300_ALPHA_ADDR0(x) ((x) << 0) 1880# define R300_ALPHA_ADDR1(x) ((x) << 6) 1881# define R300_ALPHA_ADDR2(x) ((x) << 12) 1882 1883#define R300_US_ALU_RGB_INST_0 0x48C0 1884# define R300_ALU_ARGC_SRC0C_XYZ 0 1885# define R300_ALU_ARGC_SRC0C_XXX 1 1886# define R300_ALU_ARGC_SRC0C_YYY 2 1887# define R300_ALU_ARGC_SRC0C_ZZZ 3 1888# define R300_ALU_ARGC_SRC1C_XYZ 4 1889# define R300_ALU_ARGC_SRC1C_XXX 5 1890# define R300_ALU_ARGC_SRC1C_YYY 6 1891# define R300_ALU_ARGC_SRC1C_ZZZ 7 1892# define R300_ALU_ARGC_SRC2C_XYZ 8 1893# define R300_ALU_ARGC_SRC2C_XXX 9 1894# define R300_ALU_ARGC_SRC2C_YYY 10 1895# define R300_ALU_ARGC_SRC2C_ZZZ 11 1896# define R300_ALU_ARGC_SRC0A 12 1897# define R300_ALU_ARGC_SRC1A 13 1898# define R300_ALU_ARGC_SRC2A 14 1899# define R300_ALU_ARGC_SRCP_XYZ 15 1900# define R300_ALU_ARGC_SRCP_XXX 16 1901# define R300_ALU_ARGC_SRCP_YYY 17 1902# define R300_ALU_ARGC_SRCP_ZZZ 18 1903# define R300_ALU_ARGC_SRCP_WWW 19 1904# define R300_ALU_ARGC_ZERO 20 1905# define R300_ALU_ARGC_ONE 21 1906# define R300_ALU_ARGC_HALF 22 1907# define R300_ALU_ARGC_SRC0C_YZX 23 1908# define R300_ALU_ARGC_SRC1C_YZX 24 1909# define R300_ALU_ARGC_SRC2C_YZX 25 1910# define R300_ALU_ARGC_SRC0C_ZXY 26 1911# define R300_ALU_ARGC_SRC1C_ZXY 27 1912# define R300_ALU_ARGC_SRC2C_ZXY 28 1913# define R300_ALU_ARGC_SRC0CA_WZY 29 1914# define R300_ALU_ARGC_SRC1CA_WZY 30 1915# define R300_ALU_ARGC_SRC2CA_WZY 31 1916# define R300_RGB_SWIZA(x) ((x) << 0) 1917# define R300_RGB_SWIZB(x) ((x) << 7) 1918# define R300_RGB_SWIZC(x) ((x) << 14) 1919 1920# define R300_ALU_ARG0C_SHIFT 0 1921# define R300_ALU_ARG0C_MASK (31 << 0) 1922# define R300_ALU_ARG0C_NOP (0 << 5) 1923# define R300_ALU_ARG0C_NEG (1 << 5) 1924# define R300_ALU_ARG0C_ABS (2 << 5) 1925# define R300_ALU_ARG0C_NAB (3 << 5) 1926# define R300_ALU_ARG1C_SHIFT 7 1927# define R300_ALU_ARG1C_MASK (31 << 7) 1928# define R300_ALU_ARG1C_NOP (0 << 12) 1929# define R300_ALU_ARG1C_NEG (1 << 12) 1930# define R300_ALU_ARG1C_ABS (2 << 12) 1931# define R300_ALU_ARG1C_NAB (3 << 12) 1932# define R300_ALU_ARG2C_SHIFT 14 1933# define R300_ALU_ARG2C_MASK (31 << 14) 1934# define R300_ALU_ARG2C_NOP (0 << 19) 1935# define R300_ALU_ARG2C_NEG (1 << 19) 1936# define R300_ALU_ARG2C_ABS (2 << 19) 1937# define R300_ALU_ARG2C_NAB (3 << 19) 1938# define R300_ALU_SRCP_1_MINUS_2_SRC0 (0 << 21) 1939# define R300_ALU_SRCP_SRC1_MINUS_SRC0 (1 << 21) 1940# define R300_ALU_SRCP_SRC1_PLUS_SRC0 (2 << 21) 1941# define R300_ALU_SRCP_1_MINUS_SRC0 (3 << 21) 1942 1943# define R300_ALU_OUTC_MAD (0 << 23) 1944# define R300_ALU_OUTC_DP3 (1 << 23) 1945# define R300_ALU_OUTC_DP4 (2 << 23) 1946# define R300_ALU_OUTC_D2A (3 << 23) 1947# define R300_ALU_OUTC_MIN (4 << 23) 1948# define R300_ALU_OUTC_MAX (5 << 23) 1949# define R300_ALU_OUTC_CMPH (7 << 23) 1950# define R300_ALU_OUTC_CMP (8 << 23) 1951# define R300_ALU_OUTC_FRC (9 << 23) 1952# define R300_ALU_OUTC_REPL_ALPHA (10 << 23) 1953 1954# define R300_ALU_OUTC_MOD_NOP (0 << 27) 1955# define R300_ALU_OUTC_MOD_MUL2 (1 << 27) 1956# define R300_ALU_OUTC_MOD_MUL4 (2 << 27) 1957# define R300_ALU_OUTC_MOD_MUL8 (3 << 27) 1958# define R300_ALU_OUTC_MOD_DIV2 (4 << 27) 1959# define R300_ALU_OUTC_MOD_DIV4 (5 << 27) 1960# define R300_ALU_OUTC_MOD_DIV8 (6 << 27) 1961 1962# define R300_ALU_OUTC_CLAMP (1 << 30) 1963# define R300_ALU_INSERT_NOP (1 << 31) 1964 1965#define R300_US_ALU_ALPHA_INST_0 0x49C0 1966# define R300_ALU_ARGA_SRC0C_X 0 1967# define R300_ALU_ARGA_SRC0C_Y 1 1968# define R300_ALU_ARGA_SRC0C_Z 2 1969# define R300_ALU_ARGA_SRC1C_X 3 1970# define R300_ALU_ARGA_SRC1C_Y 4 1971# define R300_ALU_ARGA_SRC1C_Z 5 1972# define R300_ALU_ARGA_SRC2C_X 6 1973# define R300_ALU_ARGA_SRC2C_Y 7 1974# define R300_ALU_ARGA_SRC2C_Z 8 1975# define R300_ALU_ARGA_SRC0A 9 1976# define R300_ALU_ARGA_SRC1A 10 1977# define R300_ALU_ARGA_SRC2A 11 1978# define R300_ALU_ARGA_SRCP_X 12 1979# define R300_ALU_ARGA_SRCP_Y 13 1980# define R300_ALU_ARGA_SRCP_Z 14 1981# define R300_ALU_ARGA_SRCP_W 15 1982# define R300_ALU_ARGA_ZERO 16 1983# define R300_ALU_ARGA_ONE 17 1984# define R300_ALU_ARGA_HALF 18 1985# define R300_ALPHA_SWIZA(x) ((x) << 0) 1986# define R300_ALPHA_SWIZB(x) ((x) << 7) 1987# define R300_ALPHA_SWIZC(x) ((x) << 14) 1988 1989# define R300_ALU_ARG0A_SHIFT 0 1990# define R300_ALU_ARG0A_MASK (31 << 0) 1991# define R300_ALU_ARG0A_NOP (0 << 5) 1992# define R300_ALU_ARG0A_NEG (1 << 5) 1993# define R300_ALU_ARG0A_ABS (2 << 5) 1994# define R300_ALU_ARG0A_NAB (3 << 5) 1995# define R300_ALU_ARG1A_SHIFT 7 1996# define R300_ALU_ARG1A_MASK (31 << 7) 1997# define R300_ALU_ARG1A_NOP (0 << 12) 1998# define R300_ALU_ARG1A_NEG (1 << 12) 1999# define R300_ALU_ARG1A_ABS (2 << 12) 2000# define R300_ALU_ARG1A_NAB (3 << 12) 2001# define R300_ALU_ARG2A_SHIFT 14 2002# define R300_ALU_ARG2A_MASK (31 << 14) 2003# define R300_ALU_ARG2A_NOP (0 << 19) 2004# define R300_ALU_ARG2A_NEG (1 << 19) 2005# define R300_ALU_ARG2A_ABS (2 << 19) 2006# define R300_ALU_ARG2A_NAB (3 << 19) 2007# define R300_ALU_SRCP_1_MINUS_2_SRC0 (0 << 21) 2008# define R300_ALU_SRCP_SRC1_MINUS_SRC0 (1 << 21) 2009# define R300_ALU_SRCP_SRC1_PLUS_SRC0 (2 << 21) 2010# define R300_ALU_SRCP_1_MINUS_SRC0 (3 << 21) 2011 2012# define R300_ALU_OUTA_MAD (0 << 23) 2013# define R300_ALU_OUTA_DP4 (1 << 23) 2014# define R300_ALU_OUTA_MIN (2 << 23) 2015# define R300_ALU_OUTA_MAX (3 << 23) 2016# define R300_ALU_OUTA_CND (5 << 23) 2017# define R300_ALU_OUTA_CMP (6 << 23) 2018# define R300_ALU_OUTA_FRC (7 << 23) 2019# define R300_ALU_OUTA_EX2 (8 << 23) 2020# define R300_ALU_OUTA_LG2 (9 << 23) 2021# define R300_ALU_OUTA_RCP (10 << 23) 2022# define R300_ALU_OUTA_RSQ (11 << 23) 2023 2024# define R300_ALU_OUTA_MOD_NOP (0 << 27) 2025# define R300_ALU_OUTA_MOD_MUL2 (1 << 27) 2026# define R300_ALU_OUTA_MOD_MUL4 (2 << 27) 2027# define R300_ALU_OUTA_MOD_MUL8 (3 << 27) 2028# define R300_ALU_OUTA_MOD_DIV2 (4 << 27) 2029# define R300_ALU_OUTA_MOD_DIV4 (5 << 27) 2030# define R300_ALU_OUTA_MOD_DIV8 (6 << 27) 2031 2032# define R300_ALU_OUTA_CLAMP (1 << 30) 2033/* END: Fragment program instruction set */ 2034 2035/* Fog: Fog Blending Enable */ 2036#define R300_FG_FOG_BLEND 0x4bc0 2037# define R300_FG_FOG_BLEND_DISABLE (0 << 0) 2038# define R300_FG_FOG_BLEND_ENABLE (1 << 0) 2039# define R300_FG_FOG_BLEND_FN_LINEAR (0 << 1) 2040# define R300_FG_FOG_BLEND_FN_EXP (1 << 1) 2041# define R300_FG_FOG_BLEND_FN_EXP2 (2 << 1) 2042# define R300_FG_FOG_BLEND_FN_CONSTANT (3 << 1) 2043# define R300_FG_FOG_BLEND_FN_MASK (3 << 1) 2044 2045/* Fog: Red Component of Fog Color */ 2046#define R300_FG_FOG_COLOR_R 0x4bc8 2047/* Fog: Green Component of Fog Color */ 2048#define R300_FG_FOG_COLOR_G 0x4bcc 2049/* Fog: Blue Component of Fog Color */ 2050#define R300_FG_FOG_COLOR_B 0x4bd0 2051# define R300_FG_FOG_COLOR_MASK 0x000003ff 2052 2053/* Fog: Constant Factor for Fog Blending */ 2054#define R300_FG_FOG_FACTOR 0x4bc4 2055# define FG_FOG_FACTOR_MASK 0x000003ff 2056 2057/* Fog: Alpha function */ 2058#define R300_FG_ALPHA_FUNC 0x4bd4 2059# define R300_FG_ALPHA_FUNC_VAL_MASK 0x000000ff 2060# define R300_FG_ALPHA_FUNC_NEVER (0 << 8) 2061# define R300_FG_ALPHA_FUNC_LESS (1 << 8) 2062# define R300_FG_ALPHA_FUNC_EQUAL (2 << 8) 2063# define R300_FG_ALPHA_FUNC_LE (3 << 8) 2064# define R300_FG_ALPHA_FUNC_GREATER (4 << 8) 2065# define R300_FG_ALPHA_FUNC_NOTEQUAL (5 << 8) 2066# define R300_FG_ALPHA_FUNC_GE (6 << 8) 2067# define R300_FG_ALPHA_FUNC_ALWAYS (7 << 8) 2068# define R300_ALPHA_TEST_OP_MASK (7 << 8) 2069# define R300_FG_ALPHA_FUNC_DISABLE (0 << 11) 2070# define R300_FG_ALPHA_FUNC_ENABLE (1 << 11) 2071 2072# define R500_FG_ALPHA_FUNC_10BIT (0 << 12) 2073# define R500_FG_ALPHA_FUNC_8BIT (1 << 12) 2074 2075# define R300_FG_ALPHA_FUNC_MASK_DISABLE (0 << 16) 2076# define R300_FG_ALPHA_FUNC_MASK_ENABLE (1 << 16) 2077# define R300_FG_ALPHA_FUNC_CFG_2_OF_4 (0 << 17) 2078# define R300_FG_ALPHA_FUNC_CFG_3_OF_6 (1 << 17) 2079 2080# define R300_FG_ALPHA_FUNC_DITH_DISABLE (0 << 20) 2081# define R300_FG_ALPHA_FUNC_DITH_ENABLE (1 << 20) 2082 2083# define R500_FG_ALPHA_FUNC_OFFSET_DISABLE (0 << 24) 2084# define R500_FG_ALPHA_FUNC_OFFSET_ENABLE (1 << 24) /* Not supported in R520 */ 2085# define R500_FG_ALPHA_FUNC_DISC_ZERO_MASK_DISABLE (0 << 25) 2086# define R500_FG_ALPHA_FUNC_DISC_ZERO_MASK_ENABLE (1 << 25) 2087 2088# define R500_FG_ALPHA_FUNC_FP16_DISABLE (0 << 28) 2089# define R500_FG_ALPHA_FUNC_FP16_ENABLE (1 << 28) 2090 2091 2092/* Fog: Where does the depth come from? */ 2093#define R300_FG_DEPTH_SRC 0x4bd8 2094# define R300_FG_DEPTH_SRC_SCAN (0 << 0) 2095# define R300_FG_DEPTH_SRC_SHADER (1 << 0) 2096 2097/* Fog: Alpha Compare Value */ 2098#define R500_FG_ALPHA_VALUE 0x4be0 2099# define R500_FG_ALPHA_VALUE_MASK 0x0000ffff 2100 2101/* gap */ 2102 2103/* Fragment program parameters in 7.16 floating point */ 2104#define R300_PFS_PARAM_0_X 0x4C00 2105#define R300_PFS_PARAM_0_Y 0x4C04 2106#define R300_PFS_PARAM_0_Z 0x4C08 2107#define R300_PFS_PARAM_0_W 0x4C0C 2108/* last consts */ 2109#define R300_PFS_PARAM_31_X 0x4DF0 2110#define R300_PFS_PARAM_31_Y 0x4DF4 2111#define R300_PFS_PARAM_31_Z 0x4DF8 2112#define R300_PFS_PARAM_31_W 0x4DFC 2113 2114/* Unpipelined. */ 2115#define R300_RB3D_CCTL 0x4e00 2116# define R300_RB3D_CCTL_NUM_MULTIWRITES_1_BUFFER (0 << 5) 2117# define R300_RB3D_CCTL_NUM_MULTIWRITES_2_BUFFERS (1 << 5) 2118# define R300_RB3D_CCTL_NUM_MULTIWRITES_3_BUFFERS (2 << 5) 2119# define R300_RB3D_CCTL_NUM_MULTIWRITES_4_BUFFERS (3 << 5) 2120# define R300_RB3D_CCTL_CLRCMP_FLIPE_DISABLE (0 << 7) 2121# define R300_RB3D_CCTL_CLRCMP_FLIPE_ENABLE (1 << 7) 2122# define R300_RB3D_CCTL_AA_COMPRESSION_DISABLE (0 << 9) 2123# define R300_RB3D_CCTL_AA_COMPRESSION_ENABLE (1 << 9) 2124# define R300_RB3D_CCTL_CMASK_DISABLE (0 << 10) 2125# define R300_RB3D_CCTL_CMASK_ENABLE (1 << 10) 2126/* reserved */ 2127# define R300_RB3D_CCTL_INDEPENDENT_COLOR_CHANNEL_MASK_DISABLE (0 << 12) 2128# define R300_RB3D_CCTL_INDEPENDENT_COLOR_CHANNEL_MASK_ENABLE (1 << 12) 2129# define R300_RB3D_CCTL_WRITE_COMPRESSION_ENABLE (0 << 13) 2130# define R300_RB3D_CCTL_WRITE_COMPRESSION_DISABLE (1 << 13) 2131# define R300_RB3D_CCTL_INDEPENDENT_COLORFORMAT_ENABLE_DISABLE (0 << 14) 2132# define R300_RB3D_CCTL_INDEPENDENT_COLORFORMAT_ENABLE_ENABLE (1 << 14) 2133 2134 2135/* Notes: 2136 * - AFAIK fglrx always sets BLEND_UNKNOWN when blending is used in 2137 * the application 2138 * - AFAIK fglrx always sets BLEND_NO_SEPARATE when CBLEND and ABLEND 2139 * are set to the same 2140 * function (both registers are always set up completely in any case) 2141 * - Most blend flags are simply copied from R200 and not tested yet 2142 */ 2143#define R300_RB3D_CBLEND 0x4E04 2144#define R300_RB3D_ABLEND 0x4E08 2145/* the following only appear in CBLEND */ 2146# define R300_ALPHA_BLEND_ENABLE (1 << 0) 2147# define R300_SEPARATE_ALPHA_ENABLE (1 << 1) 2148# define R300_READ_ENABLE (1 << 2) 2149# define R300_DISCARD_SRC_PIXELS_DIS (0 << 3) 2150# define R300_DISCARD_SRC_PIXELS_SRC_ALPHA_0 (1 << 3) 2151# define R300_DISCARD_SRC_PIXELS_SRC_COLOR_0 (2 << 3) 2152# define R300_DISCARD_SRC_PIXELS_SRC_ALPHA_COLOR_0 (3 << 3) 2153# define R300_DISCARD_SRC_PIXELS_SRC_ALPHA_1 (4 << 3) 2154# define R300_DISCARD_SRC_PIXELS_SRC_COLOR_1 (5 << 3) 2155# define R300_DISCARD_SRC_PIXELS_SRC_ALPHA_COLOR_1 (6 << 3) 2156 2157/* the following are shared between CBLEND and ABLEND */ 2158# define R300_FCN_MASK (3 << 12) 2159# define R300_COMB_FCN_ADD_CLAMP (0 << 12) 2160# define R300_COMB_FCN_ADD_NOCLAMP (1 << 12) 2161# define R300_COMB_FCN_SUB_CLAMP (2 << 12) 2162# define R300_COMB_FCN_SUB_NOCLAMP (3 << 12) 2163# define R300_COMB_FCN_MIN (4 << 12) 2164# define R300_COMB_FCN_MAX (5 << 12) 2165# define R300_COMB_FCN_RSUB_CLAMP (6 << 12) 2166# define R300_COMB_FCN_RSUB_NOCLAMP (7 << 12) 2167# define R300_BLEND_GL_ZERO (32) 2168# define R300_BLEND_GL_ONE (33) 2169# define R300_BLEND_GL_SRC_COLOR (34) 2170# define R300_BLEND_GL_ONE_MINUS_SRC_COLOR (35) 2171# define R300_BLEND_GL_DST_COLOR (36) 2172# define R300_BLEND_GL_ONE_MINUS_DST_COLOR (37) 2173# define R300_BLEND_GL_SRC_ALPHA (38) 2174# define R300_BLEND_GL_ONE_MINUS_SRC_ALPHA (39) 2175# define R300_BLEND_GL_DST_ALPHA (40) 2176# define R300_BLEND_GL_ONE_MINUS_DST_ALPHA (41) 2177# define R300_BLEND_GL_SRC_ALPHA_SATURATE (42) 2178# define R300_BLEND_GL_CONST_COLOR (43) 2179# define R300_BLEND_GL_ONE_MINUS_CONST_COLOR (44) 2180# define R300_BLEND_GL_CONST_ALPHA (45) 2181# define R300_BLEND_GL_ONE_MINUS_CONST_ALPHA (46) 2182# define R300_BLEND_MASK (63) 2183# define R300_SRC_BLEND_SHIFT (16) 2184# define R300_DST_BLEND_SHIFT (24) 2185 2186/* Constant color used by the blender. Pipelined through the blender. 2187 * Note: For R520, this field is ignored, use RB3D_CONSTANT_COLOR_GB__BLUE, 2188 * RB3D_CONSTANT_COLOR_GB__GREEN, etc. instead. 2189 */ 2190#define R300_RB3D_BLEND_COLOR 0x4E10 2191 2192 2193/* 3D Color Channel Mask. If all the channels used in the current color format 2194 * are disabled, then the cb will discard all the incoming quads. Pipelined 2195 * through the blender. 2196 */ 2197#define RB3D_COLOR_CHANNEL_MASK 0x4E0C 2198# define RB3D_COLOR_CHANNEL_MASK_BLUE_MASK0 (1 << 0) 2199# define RB3D_COLOR_CHANNEL_MASK_GREEN_MASK0 (1 << 1) 2200# define RB3D_COLOR_CHANNEL_MASK_RED_MASK0 (1 << 2) 2201# define RB3D_COLOR_CHANNEL_MASK_ALPHA_MASK0 (1 << 3) 2202# define RB3D_COLOR_CHANNEL_MASK_BLUE_MASK1 (1 << 4) 2203# define RB3D_COLOR_CHANNEL_MASK_GREEN_MASK1 (1 << 5) 2204# define RB3D_COLOR_CHANNEL_MASK_RED_MASK1 (1 << 6) 2205# define RB3D_COLOR_CHANNEL_MASK_ALPHA_MASK1 (1 << 7) 2206# define RB3D_COLOR_CHANNEL_MASK_BLUE_MASK2 (1 << 8) 2207# define RB3D_COLOR_CHANNEL_MASK_GREEN_MASK2 (1 << 9) 2208# define RB3D_COLOR_CHANNEL_MASK_RED_MASK2 (1 << 10) 2209# define RB3D_COLOR_CHANNEL_MASK_ALPHA_MASK2 (1 << 11) 2210# define RB3D_COLOR_CHANNEL_MASK_BLUE_MASK3 (1 << 12) 2211# define RB3D_COLOR_CHANNEL_MASK_GREEN_MASK3 (1 << 13) 2212# define RB3D_COLOR_CHANNEL_MASK_RED_MASK3 (1 << 14) 2213# define RB3D_COLOR_CHANNEL_MASK_ALPHA_MASK3 (1 << 15) 2214 2215/* Clear color that is used when the color mask is set to 00. Unpipelined. 2216 * Program this register with a 32-bit value in ARGB8888 or ARGB2101010 2217 * formats, ignoring the fields. 2218 */ 2219#define RB3D_COLOR_CLEAR_VALUE 0x4e14 2220 2221/* gap */ 2222 2223/* Color Compare Color. Stalls the 2d/3d datapath until it is idle. */ 2224#define RB3D_CLRCMP_CLR 0x4e20 2225 2226/* Color Compare Mask. Stalls the 2d/3d datapath until it is idle. */ 2227#define RB3D_CLRCMP_MSK 0x4e24 2228 2229/* Color Buffer Address Offset of multibuffer 0. Unpipelined. */ 2230#define R300_RB3D_COLOROFFSET0 0x4E28 2231# define R300_COLOROFFSET_MASK 0xFFFFFFE0 2232/* Color Buffer Address Offset of multibuffer 1. Unpipelined. */ 2233#define R300_RB3D_COLOROFFSET1 0x4E2C 2234/* Color Buffer Address Offset of multibuffer 2. Unpipelined. */ 2235#define R300_RB3D_COLOROFFSET2 0x4E30 2236/* Color Buffer Address Offset of multibuffer 3. Unpipelined. */ 2237#define R300_RB3D_COLOROFFSET3 0x4E34 2238 2239/* Color buffer format and tiling control for all the multibuffers and the 2240 * pitch of multibuffer 0 to 3. Unpipelined. The cache must be empty before any 2241 * of the registers are changed. 2242 * 2243 * Bit 16: Larger tiles 2244 * Bit 17: 4x2 tiles 2245 * Bit 18: Extremely weird tile like, but some pixels duplicated? 2246 */ 2247#define R300_RB3D_COLORPITCH0 0x4E38 2248# define R300_COLORPITCH_MASK 0x00003FFE 2249# define R300_COLOR_TILE_DISABLE (0 << 16) 2250# define R300_COLOR_TILE_ENABLE (1 << 16) 2251# define R300_COLOR_MICROTILE_DISABLE (0 << 17) 2252# define R300_COLOR_MICROTILE_ENABLE (1 << 17) 2253# define R300_COLOR_MICROTILE_ENABLE_SQUARE (2 << 17) /* Only available in 16-bit */ 2254# define R300_COLOR_ENDIAN_NO_SWAP (0 << 19) 2255# define R300_COLOR_ENDIAN_WORD_SWAP (1 << 19) 2256# define R300_COLOR_ENDIAN_DWORD_SWAP (2 << 19) 2257# define R300_COLOR_ENDIAN_HALF_DWORD_SWAP (3 << 19) 2258# define R500_COLOR_FORMAT_ARGB10101010 (0 << 21) 2259# define R500_COLOR_FORMAT_UV1010 (1 << 21) 2260# define R500_COLOR_FORMAT_CI8 (2 << 21) /* 2D only */ 2261# define R300_COLOR_FORMAT_ARGB1555 (3 << 21) 2262# define R300_COLOR_FORMAT_RGB565 (4 << 21) 2263# define R500_COLOR_FORMAT_ARGB2101010 (5 << 21) 2264# define R300_COLOR_FORMAT_ARGB8888 (6 << 21) 2265# define R300_COLOR_FORMAT_ARGB32323232 (7 << 21) 2266/* reserved */ 2267# define R300_COLOR_FORMAT_I8 (9 << 21) 2268# define R300_COLOR_FORMAT_ARGB16161616 (10 << 21) 2269# define R300_COLOR_FORMAT_VYUY (11 << 21) 2270# define R300_COLOR_FORMAT_YVYU (12 << 21) 2271# define R300_COLOR_FORMAT_UV88 (13 << 21) 2272# define R500_COLOR_FORMAT_I10 (14 << 21) 2273# define R300_COLOR_FORMAT_ARGB4444 (15 << 21) 2274#define R300_RB3D_COLORPITCH1 0x4E3C 2275#define R300_RB3D_COLORPITCH2 0x4E40 2276#define R300_RB3D_COLORPITCH3 0x4E44 2277 2278/* gap */ 2279 2280/* Destination Color Buffer Cache Control/Status. If the cb is in e2 mode, then 2281 * a flush or free will not occur upon a write to this register, but a sync 2282 * will be immediately sent if one is requested. If both DC_FLUSH and DC_FREE 2283 * are zero but DC_FINISH is one, then a sync will be sent immediately -- the 2284 * cb will not wait for all the previous operations to complete before sending 2285 * the sync. Unpipelined except when DC_FINISH and DC_FREE are both set to 2286 * zero. 2287 * 2288 * Set to 0A before 3D operations, set to 02 afterwards. 2289 */ 2290#define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c 2291# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_NO_EFFECT (0 << 0) 2292# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_NO_EFFECT_1 (1 << 0) 2293# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_FLUSH_DIRTY_3D (2 << 0) 2294# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FLUSH_FLUSH_DIRTY_3D_1 (3 << 0) 2295# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_NO_EFFECT (0 << 2) 2296# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_NO_EFFECT_1 (1 << 2) 2297# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_FREE_3D_TAGS (2 << 2) 2298# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FREE_FREE_3D_TAGS_1 (3 << 2) 2299# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FINISH_NO_SIGNAL (0 << 4) 2300# define R300_RB3D_DSTCACHE_CTLSTAT_DC_FINISH_SIGNAL (1 << 4) 2301 2302#define R300_RB3D_DITHER_CTL 0x4E50 2303# define R300_RB3D_DITHER_CTL_DITHER_MODE_TRUNCATE (0 << 0) 2304# define R300_RB3D_DITHER_CTL_DITHER_MODE_ROUND (1 << 0) 2305# define R300_RB3D_DITHER_CTL_DITHER_MODE_LUT (2 << 0) 2306/* reserved */ 2307# define R300_RB3D_DITHER_CTL_ALPHA_DITHER_MODE_TRUNCATE (0 << 2) 2308# define R300_RB3D_DITHER_CTL_ALPHA_DITHER_MODE_ROUND (1 << 2) 2309# define R300_RB3D_DITHER_CTL_ALPHA_DITHER_MODE_LUT (2 << 2) 2310/* reserved */ 2311 2312/* Resolve buffer destination address. The cache must be empty before changing 2313 * this register if the cb is in resolve mode. Unpipelined 2314 */ 2315#define R300_RB3D_AARESOLVE_OFFSET 0x4e80 2316# define R300_RB3D_AARESOLVE_OFFSET_SHIFT 5 2317# define R300_RB3D_AARESOLVE_OFFSET_MASK 0xffffffe0 /* At least according to the calculations of Christoph Brill */ 2318 2319/* Resolve Buffer Pitch and Tiling Control. The cache must be empty before 2320 * changing this register if the cb is in resolve mode. Unpipelined 2321 */ 2322#define R300_RB3D_AARESOLVE_PITCH 0x4e84 2323# define R300_RB3D_AARESOLVE_PITCH_SHIFT 1 2324# define R300_RB3D_AARESOLVE_PITCH_MASK 0x00003ffe /* At least according to the calculations of Christoph Brill */ 2325 2326/* Resolve Buffer Control. Unpipelined */ 2327#define R300_RB3D_AARESOLVE_CTL 0x4e88 2328# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_MODE_NORMAL (0 << 0) 2329# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_MODE_RESOLVE (1 << 0) 2330# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_GAMMA_10 (0 << 1) 2331# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_GAMMA_22 (1 << 1) 2332# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_ALPHA_SAMPLE0 (0 << 2) 2333# define R300_RB3D_AARESOLVE_CTL_AARESOLVE_ALPHA_AVERAGE (1 << 2) 2334 2335 2336/* Discard src pixels less than or equal to threshold. */ 2337#define R500_RB3D_DISCARD_SRC_PIXEL_LTE_THRESHOLD 0x4ea0 2338/* Discard src pixels greater than or equal to threshold. */ 2339#define R500_RB3D_DISCARD_SRC_PIXEL_GTE_THRESHOLD 0x4ea4 2340# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_BLUE_SHIFT 0 2341# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_BLUE_MASK 0x000000ff 2342# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_GREEN_SHIFT 8 2343# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_GREEN_MASK 0x0000ff00 2344# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_RED_SHIFT 16 2345# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_RED_MASK 0x00ff0000 2346# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_ALPHA_SHIFT 24 2347# define R500_RB3D_DISCARD_SRC_PIXEL_THRESHOLD_ALPHA_MASK 0xff000000 2348 2349/* 3D ROP Control. Stalls the 2d/3d datapath until it is idle. */ 2350#define R300_RB3D_ROPCNTL 0x4e18 2351# define R300_RB3D_ROPCNTL_ROP_ENABLE 0x00000004 2352# define R300_RB3D_ROPCNTL_ROP_MASK (15 << 8) 2353# define R300_RB3D_ROPCNTL_ROP_SHIFT 8 2354 2355/* Color Compare Flip. Stalls the 2d/3d datapath until it is idle. */ 2356#define R300_RB3D_CLRCMP_FLIPE 0x4e1c 2357 2358/* Sets the fifo sizes */ 2359#define R500_RB3D_FIFO_SIZE 0x4ef4 2360# define R500_RB3D_FIFO_SIZE_OP_FIFO_SIZE_FULL (0 << 0) 2361# define R500_RB3D_FIFO_SIZE_OP_FIFO_SIZE_HALF (1 << 0) 2362# define R500_RB3D_FIFO_SIZE_OP_FIFO_SIZE_QUATER (2 << 0) 2363# define R500_RB3D_FIFO_SIZE_OP_FIFO_SIZE_EIGTHS (3 << 0) 2364 2365/* Constant color used by the blender. Pipelined through the blender. */ 2366#define R500_RB3D_CONSTANT_COLOR_AR 0x4ef8 2367# define R500_RB3D_CONSTANT_COLOR_AR_RED_MASK 0x0000ffff 2368# define R500_RB3D_CONSTANT_COLOR_AR_RED_SHIFT 0 2369# define R500_RB3D_CONSTANT_COLOR_AR_ALPHA_MASK 0xffff0000 2370# define R500_RB3D_CONSTANT_COLOR_AR_ALPHA_SHIFT 16 2371 2372/* Constant color used by the blender. Pipelined through the blender. */ 2373#define R500_RB3D_CONSTANT_COLOR_GB 0x4efc 2374# define R500_RB3D_CONSTANT_COLOR_AR_BLUE_MASK 0x0000ffff 2375# define R500_RB3D_CONSTANT_COLOR_AR_BLUE_SHIFT 0 2376# define R500_RB3D_CONSTANT_COLOR_AR_GREEN_MASK 0xffff0000 2377# define R500_RB3D_CONSTANT_COLOR_AR_GREEN_SHIFT 16 2378 2379/* gap */ 2380/* There seems to be no "write only" setting, so use Z-test = ALWAYS 2381 * for this. 2382 * Bit (1<<8) is the "test" bit. so plain write is 6 - vd 2383 */ 2384#define R300_ZB_CNTL 0x4F00 2385# define R300_STENCIL_ENABLE (1 << 0) 2386# define R300_Z_ENABLE (1 << 1) 2387# define R300_Z_WRITE_ENABLE (1 << 2) 2388# define R300_Z_SIGNED_COMPARE (1 << 3) 2389# define R300_STENCIL_FRONT_BACK (1 << 4) 2390 2391#define R300_ZB_ZSTENCILCNTL 0x4f04 2392 /* functions */ 2393# define R300_ZS_NEVER 0 2394# define R300_ZS_LESS 1 2395# define R300_ZS_LEQUAL 2 2396# define R300_ZS_EQUAL 3 2397# define R300_ZS_GEQUAL 4 2398# define R300_ZS_GREATER 5 2399# define R300_ZS_NOTEQUAL 6 2400# define R300_ZS_ALWAYS 7 2401# define R300_ZS_MASK 7 2402 /* operations */ 2403# define R300_ZS_KEEP 0 2404# define R300_ZS_ZERO 1 2405# define R300_ZS_REPLACE 2 2406# define R300_ZS_INCR 3 2407# define R300_ZS_DECR 4 2408# define R300_ZS_INVERT 5 2409# define R300_ZS_INCR_WRAP 6 2410# define R300_ZS_DECR_WRAP 7 2411# define R300_Z_FUNC_SHIFT 0 2412 /* front and back refer to operations done for front 2413 and back faces, i.e. separate stencil function support */ 2414# define R300_S_FRONT_FUNC_SHIFT 3 2415# define R300_S_FRONT_SFAIL_OP_SHIFT 6 2416# define R300_S_FRONT_ZPASS_OP_SHIFT 9 2417# define R300_S_FRONT_ZFAIL_OP_SHIFT 12 2418# define R300_S_BACK_FUNC_SHIFT 15 2419# define R300_S_BACK_SFAIL_OP_SHIFT 18 2420# define R300_S_BACK_ZPASS_OP_SHIFT 21 2421# define R300_S_BACK_ZFAIL_OP_SHIFT 24 2422 2423#define R300_ZB_STENCILREFMASK 0x4f08 2424# define R300_STENCILREF_SHIFT 0 2425# define R300_STENCILREF_MASK 0x000000ff 2426# define R300_STENCILMASK_SHIFT 8 2427# define R300_STENCILMASK_MASK 0x0000ff00 2428# define R300_STENCILWRITEMASK_SHIFT 16 2429# define R300_STENCILWRITEMASK_MASK 0x00ff0000 2430 2431/* gap */ 2432 2433#define R300_ZB_FORMAT 0x4f10 2434# define R300_DEPTHFORMAT_16BIT_INT_Z (0 << 0) 2435# define R300_DEPTHFORMAT_16BIT_13E3 (1 << 0) 2436# define R300_DEPTHFORMAT_24BIT_INT_Z_8BIT_STENCIL (2 << 0) 2437/* reserved up to (15 << 0) */ 2438# define R300_INVERT_13E3_LEADING_ONES (0 << 4) 2439# define R300_INVERT_13E3_LEADING_ZEROS (1 << 4) 2440 2441#define R300_ZB_ZTOP 0x4F14 2442# define R300_ZTOP_DISABLE (0 << 0) 2443# define R300_ZTOP_ENABLE (1 << 0) 2444 2445/* gap */ 2446 2447#define R300_ZB_ZCACHE_CTLSTAT 0x4f18 2448# define R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_NO_EFFECT (0 << 0) 2449# define R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE (1 << 0) 2450# define R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_NO_EFFECT (0 << 1) 2451# define R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE (1 << 1) 2452# define R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_IDLE (0 << 31) 2453# define R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_BUSY (1 << 31) 2454 2455#define R300_ZB_BW_CNTL 0x4f1c 2456# define R300_HIZ_DISABLE (0 << 0) 2457# define R300_HIZ_ENABLE (1 << 0) 2458# define R300_HIZ_MIN (0 << 1) 2459# define R300_HIZ_MAX (1 << 1) 2460# define R300_FAST_FILL_DISABLE (0 << 2) 2461# define R300_FAST_FILL_ENABLE (1 << 2) 2462# define R300_RD_COMP_DISABLE (0 << 3) 2463# define R300_RD_COMP_ENABLE (1 << 3) 2464# define R300_WR_COMP_DISABLE (0 << 4) 2465# define R300_WR_COMP_ENABLE (1 << 4) 2466# define R300_ZB_CB_CLEAR_RMW (0 << 5) 2467# define R300_ZB_CB_CLEAR_CACHE_LINEAR (1 << 5) 2468# define R300_FORCE_COMPRESSED_STENCIL_VALUE_DISABLE (0 << 6) 2469# define R300_FORCE_COMPRESSED_STENCIL_VALUE_ENABLE (1 << 6) 2470 2471# define R500_ZEQUAL_OPTIMIZE_ENABLE (0 << 7) 2472# define R500_ZEQUAL_OPTIMIZE_DISABLE (1 << 7) 2473# define R500_SEQUAL_OPTIMIZE_ENABLE (0 << 8) 2474# define R500_SEQUAL_OPTIMIZE_DISABLE (1 << 8) 2475 2476# define R500_BMASK_ENABLE (0 << 10) 2477# define R500_BMASK_DISABLE (1 << 10) 2478# define R500_HIZ_EQUAL_REJECT_DISABLE (0 << 11) 2479# define R500_HIZ_EQUAL_REJECT_ENABLE (1 << 11) 2480# define R500_HIZ_FP_EXP_BITS_DISABLE (0 << 12) 2481# define R500_HIZ_FP_EXP_BITS_1 (1 << 12) 2482# define R500_HIZ_FP_EXP_BITS_2 (2 << 12) 2483# define R500_HIZ_FP_EXP_BITS_3 (3 << 12) 2484# define R500_HIZ_FP_EXP_BITS_4 (4 << 12) 2485# define R500_HIZ_FP_EXP_BITS_5 (5 << 12) 2486# define R500_HIZ_FP_INVERT_LEADING_ONES (0 << 15) 2487# define R500_HIZ_FP_INVERT_LEADING_ZEROS (1 << 15) 2488# define R500_TILE_OVERWRITE_RECOMPRESSION_ENABLE (0 << 16) 2489# define R500_TILE_OVERWRITE_RECOMPRESSION_DISABLE (1 << 16) 2490# define R500_CONTIGUOUS_6XAA_SAMPLES_ENABLE (0 << 17) 2491# define R500_CONTIGUOUS_6XAA_SAMPLES_DISABLE (1 << 17) 2492# define R500_PEQ_PACKING_DISABLE (0 << 18) 2493# define R500_PEQ_PACKING_ENABLE (1 << 18) 2494# define R500_COVERED_PTR_MASKING_DISABLE (0 << 18) 2495# define R500_COVERED_PTR_MASKING_ENABLE (1 << 18) 2496 2497 2498/* gap */ 2499 2500/* Z Buffer Address Offset. 2501 * Bits 31 to 5 are used for aligned Z buffer address offset for macro tiles. 2502 */ 2503#define R300_ZB_DEPTHOFFSET 0x4f20 2504 2505/* Z Buffer Pitch and Endian Control */ 2506#define R300_ZB_DEPTHPITCH 0x4f24 2507# define R300_DEPTHPITCH_MASK 0x00003FFC 2508# define R300_DEPTHMACROTILE_DISABLE (0 << 16) 2509# define R300_DEPTHMACROTILE_ENABLE (1 << 16) 2510# define R300_DEPTHMICROTILE_LINEAR (0 << 17) 2511# define R300_DEPTHMICROTILE_TILED (1 << 17) 2512# define R300_DEPTHMICROTILE_TILED_SQUARE (2 << 17) 2513# define R300_DEPTHENDIAN_NO_SWAP (0 << 18) 2514# define R300_DEPTHENDIAN_WORD_SWAP (1 << 18) 2515# define R300_DEPTHENDIAN_DWORD_SWAP (2 << 18) 2516# define R300_DEPTHENDIAN_HALF_DWORD_SWAP (3 << 18) 2517 2518/* Z Buffer Clear Value */ 2519#define R300_ZB_DEPTHCLEARVALUE 0x4f28 2520 2521/* Hierarchical Z Memory Offset */ 2522#define R300_ZB_HIZ_OFFSET 0x4f44 2523 2524/* Hierarchical Z Write Index */ 2525#define R300_ZB_HIZ_WRINDEX 0x4f48 2526 2527/* Hierarchical Z Data */ 2528#define R300_ZB_HIZ_DWORD 0x4f4c 2529 2530/* Hierarchical Z Read Index */ 2531#define R300_ZB_HIZ_RDINDEX 0x4f50 2532 2533/* Hierarchical Z Pitch */ 2534#define R300_ZB_HIZ_PITCH 0x4f54 2535 2536/* Z Buffer Z Pass Counter Data */ 2537#define R300_ZB_ZPASS_DATA 0x4f58 2538 2539/* Z Buffer Z Pass Counter Address */ 2540#define R300_ZB_ZPASS_ADDR 0x4f5c 2541 2542/* Depth buffer X and Y coordinate offset */ 2543#define R300_ZB_DEPTHXY_OFFSET 0x4f60 2544# define R300_DEPTHX_OFFSET_SHIFT 1 2545# define R300_DEPTHX_OFFSET_MASK 0x000007FE 2546# define R300_DEPTHY_OFFSET_SHIFT 17 2547# define R300_DEPTHY_OFFSET_MASK 0x07FE0000 2548 2549/* Sets the fifo sizes */ 2550#define R500_ZB_FIFO_SIZE 0x4fd0 2551# define R500_OP_FIFO_SIZE_FULL (0 << 0) 2552# define R500_OP_FIFO_SIZE_HALF (1 << 0) 2553# define R500_OP_FIFO_SIZE_QUATER (2 << 0) 2554# define R500_OP_FIFO_SIZE_EIGTHS (4 << 0) 2555 2556/* Stencil Reference Value and Mask for backfacing quads */ 2557/* R300_ZB_STENCILREFMASK handles front face */ 2558#define R500_ZB_STENCILREFMASK_BF 0x4fd4 2559# define R500_STENCILREF_SHIFT 0 2560# define R500_STENCILREF_MASK 0x000000ff 2561# define R500_STENCILMASK_SHIFT 8 2562# define R500_STENCILMASK_MASK 0x0000ff00 2563# define R500_STENCILWRITEMASK_SHIFT 16 2564# define R500_STENCILWRITEMASK_MASK 0x00ff0000 2565 2566/** 2567 * \defgroup R3XX_R5XX_PROGRAMMABLE_VERTEX_SHADER_DESCRIPTION R3XX-R5XX PROGRAMMABLE VERTEX SHADER DESCRIPTION 2568 * 2569 * The PVS_DST_MATH_INST is used to identify whether the instruction is a Vector 2570 * Engine instruction or a Math Engine instruction. 2571 */ 2572 2573/*\{*/ 2574 2575enum { 2576 /* R3XX */ 2577 VECTOR_NO_OP = 0, 2578 VE_DOT_PRODUCT = 1, 2579 VE_MULTIPLY = 2, 2580 VE_ADD = 3, 2581 VE_MULTIPLY_ADD = 4, 2582 VE_DISTANCE_VECTOR = 5, 2583 VE_FRACTION = 6, 2584 VE_MAXIMUM = 7, 2585 VE_MINIMUM = 8, 2586 VE_SET_GREATER_THAN_EQUAL = 9, 2587 VE_SET_LESS_THAN = 10, 2588 VE_MULTIPLYX2_ADD = 11, 2589 VE_MULTIPLY_CLAMP = 12, 2590 VE_FLT2FIX_DX = 13, 2591 VE_FLT2FIX_DX_RND = 14, 2592 /* R5XX */ 2593 VE_PRED_SET_EQ_PUSH = 15, 2594 VE_PRED_SET_GT_PUSH = 16, 2595 VE_PRED_SET_GTE_PUSH = 17, 2596 VE_PRED_SET_NEQ_PUSH = 18, 2597 VE_COND_WRITE_EQ = 19, 2598 VE_COND_WRITE_GT = 20, 2599 VE_COND_WRITE_GTE = 21, 2600 VE_COND_WRITE_NEQ = 22, 2601 VE_COND_MUX_EQ = 23, 2602 VE_COND_MUX_GT = 24, 2603 VE_COND_MUX_GTE = 25, 2604 VE_SET_GREATER_THAN = 26, 2605 VE_SET_EQUAL = 27, 2606 VE_SET_NOT_EQUAL = 28, 2607}; 2608 2609enum { 2610 /* R3XX */ 2611 MATH_NO_OP = 0, 2612 ME_EXP_BASE2_DX = 1, 2613 ME_LOG_BASE2_DX = 2, 2614 ME_EXP_BASEE_FF = 3, 2615 ME_LIGHT_COEFF_DX = 4, 2616 ME_POWER_FUNC_FF = 5, 2617 ME_RECIP_DX = 6, 2618 ME_RECIP_FF = 7, 2619 ME_RECIP_SQRT_DX = 8, 2620 ME_RECIP_SQRT_FF = 9, 2621 ME_MULTIPLY = 10, 2622 ME_EXP_BASE2_FULL_DX = 11, 2623 ME_LOG_BASE2_FULL_DX = 12, 2624 ME_POWER_FUNC_FF_CLAMP_B = 13, 2625 ME_POWER_FUNC_FF_CLAMP_B1 = 14, 2626 ME_POWER_FUNC_FF_CLAMP_01 = 15, 2627 ME_SIN = 16, 2628 ME_COS = 17, 2629 /* R5XX */ 2630 ME_LOG_BASE2_IEEE = 18, 2631 ME_RECIP_IEEE = 19, 2632 ME_RECIP_SQRT_IEEE = 20, 2633 ME_PRED_SET_EQ = 21, 2634 ME_PRED_SET_GT = 22, 2635 ME_PRED_SET_GTE = 23, 2636 ME_PRED_SET_NEQ = 24, 2637 ME_PRED_SET_CLR = 25, 2638 ME_PRED_SET_INV = 26, 2639 ME_PRED_SET_POP = 27, 2640 ME_PRED_SET_RESTORE = 28, 2641}; 2642 2643enum { 2644 /* R3XX */ 2645 PVS_MACRO_OP_2CLK_MADD = 0, 2646 PVS_MACRO_OP_2CLK_M2X_ADD = 1, 2647}; 2648 2649enum { 2650 PVS_SRC_REG_TEMPORARY = 0, /* Intermediate Storage */ 2651 PVS_SRC_REG_INPUT = 1, /* Input Vertex Storage */ 2652 PVS_SRC_REG_CONSTANT = 2, /* Constant State Storage */ 2653 PVS_SRC_REG_ALT_TEMPORARY = 3, /* Alternate Intermediate Storage */ 2654}; 2655 2656enum { 2657 PVS_DST_REG_TEMPORARY = 0, /* Intermediate Storage */ 2658 PVS_DST_REG_A0 = 1, /* Address Register Storage */ 2659 PVS_DST_REG_OUT = 2, /* Output Memory. Used for all outputs */ 2660 PVS_DST_REG_OUT_REPL_X = 3, /* Output Memory & Replicate X to all channels */ 2661 PVS_DST_REG_ALT_TEMPORARY = 4, /* Alternate Intermediate Storage */ 2662 PVS_DST_REG_INPUT = 5, /* Output Memory & Replicate X to all channels */ 2663}; 2664 2665enum { 2666 PVS_SRC_SELECT_X = 0, /* Select X Component */ 2667 PVS_SRC_SELECT_Y = 1, /* Select Y Component */ 2668 PVS_SRC_SELECT_Z = 2, /* Select Z Component */ 2669 PVS_SRC_SELECT_W = 3, /* Select W Component */ 2670 PVS_SRC_SELECT_FORCE_0 = 4, /* Force Component to 0.0 */ 2671 PVS_SRC_SELECT_FORCE_1 = 5, /* Force Component to 1.0 */ 2672}; 2673 2674/* PVS Opcode & Destination Operand Description */ 2675 2676enum { 2677 PVS_DST_OPCODE_MASK = 0x3f, 2678 PVS_DST_OPCODE_SHIFT = 0, 2679 PVS_DST_MATH_INST_MASK = 0x1, 2680 PVS_DST_MATH_INST_SHIFT = 6, 2681 PVS_DST_MACRO_INST_MASK = 0x1, 2682 PVS_DST_MACRO_INST_SHIFT = 7, 2683 PVS_DST_REG_TYPE_MASK = 0xf, 2684 PVS_DST_REG_TYPE_SHIFT = 8, 2685 PVS_DST_ADDR_MODE_1_MASK = 0x1, 2686 PVS_DST_ADDR_MODE_1_SHIFT = 12, 2687 PVS_DST_OFFSET_MASK = 0x7f, 2688 PVS_DST_OFFSET_SHIFT = 13, 2689 PVS_DST_WE_X_MASK = 0x1, 2690 PVS_DST_WE_X_SHIFT = 20, 2691 PVS_DST_WE_Y_MASK = 0x1, 2692 PVS_DST_WE_Y_SHIFT = 21, 2693 PVS_DST_WE_Z_MASK = 0x1, 2694 PVS_DST_WE_Z_SHIFT = 22, 2695 PVS_DST_WE_W_MASK = 0x1, 2696 PVS_DST_WE_W_SHIFT = 23, 2697 PVS_DST_VE_SAT_MASK = 0x1, 2698 PVS_DST_VE_SAT_SHIFT = 24, 2699 PVS_DST_ME_SAT_MASK = 0x1, 2700 PVS_DST_ME_SAT_SHIFT = 25, 2701 PVS_DST_PRED_ENABLE_MASK = 0x1, 2702 PVS_DST_PRED_ENABLE_SHIFT = 26, 2703 PVS_DST_PRED_SENSE_MASK = 0x1, 2704 PVS_DST_PRED_SENSE_SHIFT = 27, 2705 PVS_DST_DUAL_MATH_OP_MASK = 0x3, 2706 PVS_DST_DUAL_MATH_OP_SHIFT = 27, 2707 PVS_DST_ADDR_SEL_MASK = 0x3, 2708 PVS_DST_ADDR_SEL_SHIFT = 29, 2709 PVS_DST_ADDR_MODE_0_MASK = 0x1, 2710 PVS_DST_ADDR_MODE_0_SHIFT = 31, 2711}; 2712 2713/* PVS Source Operand Description */ 2714 2715enum { 2716 PVS_SRC_REG_TYPE_MASK = 0x3, 2717 PVS_SRC_REG_TYPE_SHIFT = 0, 2718 SPARE_0_MASK = 0x1, 2719 SPARE_0_SHIFT = 2, 2720 PVS_SRC_ABS_XYZW_MASK = 0x1, 2721 PVS_SRC_ABS_XYZW_SHIFT = 3, 2722 PVS_SRC_ADDR_MODE_0_MASK = 0x1, 2723 PVS_SRC_ADDR_MODE_0_SHIFT = 4, 2724 PVS_SRC_OFFSET_MASK = 0xff, 2725 PVS_SRC_OFFSET_SHIFT = 5, 2726 PVS_SRC_SWIZZLE_X_MASK = 0x7, 2727 PVS_SRC_SWIZZLE_X_SHIFT = 13, 2728 PVS_SRC_SWIZZLE_Y_MASK = 0x7, 2729 PVS_SRC_SWIZZLE_Y_SHIFT = 16, 2730 PVS_SRC_SWIZZLE_Z_MASK = 0x7, 2731 PVS_SRC_SWIZZLE_Z_SHIFT = 19, 2732 PVS_SRC_SWIZZLE_W_MASK = 0x7, 2733 PVS_SRC_SWIZZLE_W_SHIFT = 22, 2734 PVS_SRC_MODIFIER_X_MASK = 0x1, 2735 PVS_SRC_MODIFIER_X_SHIFT = 25, 2736 PVS_SRC_MODIFIER_Y_MASK = 0x1, 2737 PVS_SRC_MODIFIER_Y_SHIFT = 26, 2738 PVS_SRC_MODIFIER_Z_MASK = 0x1, 2739 PVS_SRC_MODIFIER_Z_SHIFT = 27, 2740 PVS_SRC_MODIFIER_W_MASK = 0x1, 2741 PVS_SRC_MODIFIER_W_SHIFT = 28, 2742 PVS_SRC_ADDR_SEL_MASK = 0x3, 2743 PVS_SRC_ADDR_SEL_SHIFT = 29, 2744 PVS_SRC_ADDR_MODE_1_MASK = 0x0, 2745 PVS_SRC_ADDR_MODE_1_SHIFT = 32, 2746}; 2747 2748/*\}*/ 2749 2750/* BEGIN: Packet 3 commands */ 2751 2752/* A primitive emission dword. */ 2753#define R300_PRIM_TYPE_NONE (0 << 0) 2754#define R300_PRIM_TYPE_POINT (1 << 0) 2755#define R300_PRIM_TYPE_LINE (2 << 0) 2756#define R300_PRIM_TYPE_LINE_STRIP (3 << 0) 2757#define R300_PRIM_TYPE_TRI_LIST (4 << 0) 2758#define R300_PRIM_TYPE_TRI_FAN (5 << 0) 2759#define R300_PRIM_TYPE_TRI_STRIP (6 << 0) 2760#define R300_PRIM_TYPE_TRI_TYPE2 (7 << 0) 2761#define R300_PRIM_TYPE_RECT_LIST (8 << 0) 2762#define R300_PRIM_TYPE_3VRT_POINT_LIST (9 << 0) 2763#define R300_PRIM_TYPE_3VRT_LINE_LIST (10 << 0) 2764 /* GUESS (based on r200) */ 2765#define R300_PRIM_TYPE_POINT_SPRITES (11 << 0) 2766#define R300_PRIM_TYPE_LINE_LOOP (12 << 0) 2767#define R300_PRIM_TYPE_QUADS (13 << 0) 2768#define R300_PRIM_TYPE_QUAD_STRIP (14 << 0) 2769#define R300_PRIM_TYPE_POLYGON (15 << 0) 2770#define R300_PRIM_TYPE_MASK 0xF 2771#define R300_PRIM_WALK_IND (1 << 4) 2772#define R300_PRIM_WALK_LIST (2 << 4) 2773#define R300_PRIM_WALK_RING (3 << 4) 2774#define R300_PRIM_WALK_MASK (3 << 4) 2775 /* GUESS (based on r200) */ 2776#define R300_PRIM_COLOR_ORDER_BGRA (0 << 6) 2777#define R300_PRIM_COLOR_ORDER_RGBA (1 << 6) 2778#define R300_PRIM_NUM_VERTICES_SHIFT 16 2779#define R300_PRIM_NUM_VERTICES_MASK 0xffff 2780 2781 2782 2783/* 2784 * The R500 unified shader (US) registers come in banks of 512 each, one 2785 * for each instruction slot in the shader. You can't touch them directly. 2786 * R500_US_VECTOR_INDEX() sets the base instruction to modify; successive 2787 * writes to R500_GA_US_VECTOR_DATA autoincrement the index after the 2788 * instruction is fully specified. 2789 */ 2790#define R500_US_ALU_ALPHA_INST_0 0xa800 2791# define R500_ALPHA_OP_MAD 0 2792# define R500_ALPHA_OP_DP 1 2793# define R500_ALPHA_OP_MIN 2 2794# define R500_ALPHA_OP_MAX 3 2795/* #define R500_ALPHA_OP_RESERVED 4 */ 2796# define R500_ALPHA_OP_CND 5 2797# define R500_ALPHA_OP_CMP 6 2798# define R500_ALPHA_OP_FRC 7 2799# define R500_ALPHA_OP_EX2 8 2800# define R500_ALPHA_OP_LN2 9 2801# define R500_ALPHA_OP_RCP 10 2802# define R500_ALPHA_OP_RSQ 11 2803# define R500_ALPHA_OP_SIN 12 2804# define R500_ALPHA_OP_COS 13 2805# define R500_ALPHA_OP_MDH 14 2806# define R500_ALPHA_OP_MDV 15 2807# define R500_ALPHA_ADDRD(x) ((x) << 4) 2808# define R500_ALPHA_ADDRD_REL (1 << 11) 2809# define R500_ALPHA_SEL_A_SHIFT 12 2810# define R500_ALPHA_SEL_A_SRC0 (0 << 12) 2811# define R500_ALPHA_SEL_A_SRC1 (1 << 12) 2812# define R500_ALPHA_SEL_A_SRC2 (2 << 12) 2813# define R500_ALPHA_SEL_A_SRCP (3 << 12) 2814# define R500_ALPHA_SWIZ_A_R (0 << 14) 2815# define R500_ALPHA_SWIZ_A_G (1 << 14) 2816# define R500_ALPHA_SWIZ_A_B (2 << 14) 2817# define R500_ALPHA_SWIZ_A_A (3 << 14) 2818# define R500_ALPHA_SWIZ_A_0 (4 << 14) 2819# define R500_ALPHA_SWIZ_A_HALF (5 << 14) 2820# define R500_ALPHA_SWIZ_A_1 (6 << 14) 2821/* #define R500_ALPHA_SWIZ_A_UNUSED (7 << 14) */ 2822# define R500_ALPHA_MOD_A_NOP (0 << 17) 2823# define R500_ALPHA_MOD_A_NEG (1 << 17) 2824# define R500_ALPHA_MOD_A_ABS (2 << 17) 2825# define R500_ALPHA_MOD_A_NAB (3 << 17) 2826# define R500_ALPHA_SEL_B_SHIFT 19 2827# define R500_ALPHA_SEL_B_SRC0 (0 << 19) 2828# define R500_ALPHA_SEL_B_SRC1 (1 << 19) 2829# define R500_ALPHA_SEL_B_SRC2 (2 << 19) 2830# define R500_ALPHA_SEL_B_SRCP (3 << 19) 2831# define R500_ALPHA_SWIZ_B_R (0 << 21) 2832# define R500_ALPHA_SWIZ_B_G (1 << 21) 2833# define R500_ALPHA_SWIZ_B_B (2 << 21) 2834# define R500_ALPHA_SWIZ_B_A (3 << 21) 2835# define R500_ALPHA_SWIZ_B_0 (4 << 21) 2836# define R500_ALPHA_SWIZ_B_HALF (5 << 21) 2837# define R500_ALPHA_SWIZ_B_1 (6 << 21) 2838/* #define R500_ALPHA_SWIZ_B_UNUSED (7 << 21) */ 2839# define R500_ALPHA_MOD_B_NOP (0 << 24) 2840# define R500_ALPHA_MOD_B_NEG (1 << 24) 2841# define R500_ALPHA_MOD_B_ABS (2 << 24) 2842# define R500_ALPHA_MOD_B_NAB (3 << 24) 2843# define R500_ALPHA_OMOD_IDENTITY (0 << 26) 2844# define R500_ALPHA_OMOD_MUL_2 (1 << 26) 2845# define R500_ALPHA_OMOD_MUL_4 (2 << 26) 2846# define R500_ALPHA_OMOD_MUL_8 (3 << 26) 2847# define R500_ALPHA_OMOD_DIV_2 (4 << 26) 2848# define R500_ALPHA_OMOD_DIV_4 (5 << 26) 2849# define R500_ALPHA_OMOD_DIV_8 (6 << 26) 2850# define R500_ALPHA_OMOD_DISABLE (7 << 26) 2851# define R500_ALPHA_TARGET(x) ((x) << 29) 2852# define R500_ALPHA_W_OMASK (1 << 31) 2853#define R500_US_ALU_ALPHA_ADDR_0 0x9800 2854# define R500_ALPHA_ADDR0(x) ((x) << 0) 2855# define R500_ALPHA_ADDR0_CONST (1 << 8) 2856# define R500_ALPHA_ADDR0_REL (1 << 9) 2857# define R500_ALPHA_ADDR1(x) ((x) << 10) 2858# define R500_ALPHA_ADDR1_CONST (1 << 18) 2859# define R500_ALPHA_ADDR1_REL (1 << 19) 2860# define R500_ALPHA_ADDR2(x) ((x) << 20) 2861# define R500_ALPHA_ADDR2_CONST (1 << 28) 2862# define R500_ALPHA_ADDR2_REL (1 << 29) 2863# define R500_ALPHA_SRCP_OP_1_MINUS_2A0 (0 << 30) 2864# define R500_ALPHA_SRCP_OP_A1_MINUS_A0 (1 << 30) 2865# define R500_ALPHA_SRCP_OP_A1_PLUS_A0 (2 << 30) 2866# define R500_ALPHA_SRCP_OP_1_MINUS_A0 (3 << 30) 2867#define R500_US_ALU_RGBA_INST_0 0xb000 2868# define R500_ALU_RGBA_OP_MAD (0 << 0) 2869# define R500_ALU_RGBA_OP_DP3 (1 << 0) 2870# define R500_ALU_RGBA_OP_DP4 (2 << 0) 2871# define R500_ALU_RGBA_OP_D2A (3 << 0) 2872# define R500_ALU_RGBA_OP_MIN (4 << 0) 2873# define R500_ALU_RGBA_OP_MAX (5 << 0) 2874/* #define R500_ALU_RGBA_OP_RESERVED (6 << 0) */ 2875# define R500_ALU_RGBA_OP_CND (7 << 0) 2876# define R500_ALU_RGBA_OP_CMP (8 << 0) 2877# define R500_ALU_RGBA_OP_FRC (9 << 0) 2878# define R500_ALU_RGBA_OP_SOP (10 << 0) 2879# define R500_ALU_RGBA_OP_MDH (11 << 0) 2880# define R500_ALU_RGBA_OP_MDV (12 << 0) 2881# define R500_ALU_RGBA_ADDRD(x) ((x) << 4) 2882# define R500_ALU_RGBA_ADDRD_REL (1 << 11) 2883# define R500_ALU_RGBA_SEL_C_SHIFT 12 2884# define R500_ALU_RGBA_SEL_C_SRC0 (0 << 12) 2885# define R500_ALU_RGBA_SEL_C_SRC1 (1 << 12) 2886# define R500_ALU_RGBA_SEL_C_SRC2 (2 << 12) 2887# define R500_ALU_RGBA_SEL_C_SRCP (3 << 12) 2888# define R500_ALU_RGBA_R_SWIZ_R (0 << 14) 2889# define R500_ALU_RGBA_R_SWIZ_G (1 << 14) 2890# define R500_ALU_RGBA_R_SWIZ_B (2 << 14) 2891# define R500_ALU_RGBA_R_SWIZ_A (3 << 14) 2892# define R500_ALU_RGBA_R_SWIZ_0 (4 << 14) 2893# define R500_ALU_RGBA_R_SWIZ_HALF (5 << 14) 2894# define R500_ALU_RGBA_R_SWIZ_1 (6 << 14) 2895/* #define R500_ALU_RGBA_R_SWIZ_UNUSED (7 << 14) */ 2896# define R500_ALU_RGBA_G_SWIZ_R (0 << 17) 2897# define R500_ALU_RGBA_G_SWIZ_G (1 << 17) 2898# define R500_ALU_RGBA_G_SWIZ_B (2 << 17) 2899# define R500_ALU_RGBA_G_SWIZ_A (3 << 17) 2900# define R500_ALU_RGBA_G_SWIZ_0 (4 << 17) 2901# define R500_ALU_RGBA_G_SWIZ_HALF (5 << 17) 2902# define R500_ALU_RGBA_G_SWIZ_1 (6 << 17) 2903/* #define R500_ALU_RGBA_G_SWIZ_UNUSED (7 << 17) */ 2904# define R500_ALU_RGBA_B_SWIZ_R (0 << 20) 2905# define R500_ALU_RGBA_B_SWIZ_G (1 << 20) 2906# define R500_ALU_RGBA_B_SWIZ_B (2 << 20) 2907# define R500_ALU_RGBA_B_SWIZ_A (3 << 20) 2908# define R500_ALU_RGBA_B_SWIZ_0 (4 << 20) 2909# define R500_ALU_RGBA_B_SWIZ_HALF (5 << 20) 2910# define R500_ALU_RGBA_B_SWIZ_1 (6 << 20) 2911/* #define R500_ALU_RGBA_B_SWIZ_UNUSED (7 << 20) */ 2912# define R500_ALU_RGBA_MOD_C_NOP (0 << 23) 2913# define R500_ALU_RGBA_MOD_C_NEG (1 << 23) 2914# define R500_ALU_RGBA_MOD_C_ABS (2 << 23) 2915# define R500_ALU_RGBA_MOD_C_NAB (3 << 23) 2916# define R500_ALU_RGBA_ALPHA_SEL_C_SHIFT 25 2917# define R500_ALU_RGBA_ALPHA_SEL_C_SRC0 (0 << 25) 2918# define R500_ALU_RGBA_ALPHA_SEL_C_SRC1 (1 << 25) 2919# define R500_ALU_RGBA_ALPHA_SEL_C_SRC2 (2 << 25) 2920# define R500_ALU_RGBA_ALPHA_SEL_C_SRCP (3 << 25) 2921# define R500_ALU_RGBA_A_SWIZ_R (0 << 27) 2922# define R500_ALU_RGBA_A_SWIZ_G (1 << 27) 2923# define R500_ALU_RGBA_A_SWIZ_B (2 << 27) 2924# define R500_ALU_RGBA_A_SWIZ_A (3 << 27) 2925# define R500_ALU_RGBA_A_SWIZ_0 (4 << 27) 2926# define R500_ALU_RGBA_A_SWIZ_HALF (5 << 27) 2927# define R500_ALU_RGBA_A_SWIZ_1 (6 << 27) 2928/* #define R500_ALU_RGBA_A_SWIZ_UNUSED (7 << 27) */ 2929# define R500_ALU_RGBA_ALPHA_MOD_C_NOP (0 << 30) 2930# define R500_ALU_RGBA_ALPHA_MOD_C_NEG (1 << 30) 2931# define R500_ALU_RGBA_ALPHA_MOD_C_ABS (2 << 30) 2932# define R500_ALU_RGBA_ALPHA_MOD_C_NAB (3 << 30) 2933#define R500_US_ALU_RGB_INST_0 0xa000 2934# define R500_ALU_RGB_SEL_A_SHIFT 0 2935# define R500_ALU_RGB_SEL_A_SRC0 (0 << 0) 2936# define R500_ALU_RGB_SEL_A_SRC1 (1 << 0) 2937# define R500_ALU_RGB_SEL_A_SRC2 (2 << 0) 2938# define R500_ALU_RGB_SEL_A_SRCP (3 << 0) 2939# define R500_ALU_RGB_R_SWIZ_A_R (0 << 2) 2940# define R500_ALU_RGB_R_SWIZ_A_G (1 << 2) 2941# define R500_ALU_RGB_R_SWIZ_A_B (2 << 2) 2942# define R500_ALU_RGB_R_SWIZ_A_A (3 << 2) 2943# define R500_ALU_RGB_R_SWIZ_A_0 (4 << 2) 2944# define R500_ALU_RGB_R_SWIZ_A_HALF (5 << 2) 2945# define R500_ALU_RGB_R_SWIZ_A_1 (6 << 2) 2946/* #define R500_ALU_RGB_R_SWIZ_A_UNUSED (7 << 2) */ 2947# define R500_ALU_RGB_G_SWIZ_A_R (0 << 5) 2948# define R500_ALU_RGB_G_SWIZ_A_G (1 << 5) 2949# define R500_ALU_RGB_G_SWIZ_A_B (2 << 5) 2950# define R500_ALU_RGB_G_SWIZ_A_A (3 << 5) 2951# define R500_ALU_RGB_G_SWIZ_A_0 (4 << 5) 2952# define R500_ALU_RGB_G_SWIZ_A_HALF (5 << 5) 2953# define R500_ALU_RGB_G_SWIZ_A_1 (6 << 5) 2954/* #define R500_ALU_RGB_G_SWIZ_A_UNUSED (7 << 5) */ 2955# define R500_ALU_RGB_B_SWIZ_A_R (0 << 8) 2956# define R500_ALU_RGB_B_SWIZ_A_G (1 << 8) 2957# define R500_ALU_RGB_B_SWIZ_A_B (2 << 8) 2958# define R500_ALU_RGB_B_SWIZ_A_A (3 << 8) 2959# define R500_ALU_RGB_B_SWIZ_A_0 (4 << 8) 2960# define R500_ALU_RGB_B_SWIZ_A_HALF (5 << 8) 2961# define R500_ALU_RGB_B_SWIZ_A_1 (6 << 8) 2962/* #define R500_ALU_RGB_B_SWIZ_A_UNUSED (7 << 8) */ 2963# define R500_ALU_RGB_MOD_A_NOP (0 << 11) 2964# define R500_ALU_RGB_MOD_A_NEG (1 << 11) 2965# define R500_ALU_RGB_MOD_A_ABS (2 << 11) 2966# define R500_ALU_RGB_MOD_A_NAB (3 << 11) 2967# define R500_ALU_RGB_SEL_B_SHIFT 13 2968# define R500_ALU_RGB_SEL_B_SRC0 (0 << 13) 2969# define R500_ALU_RGB_SEL_B_SRC1 (1 << 13) 2970# define R500_ALU_RGB_SEL_B_SRC2 (2 << 13) 2971# define R500_ALU_RGB_SEL_B_SRCP (3 << 13) 2972# define R500_ALU_RGB_R_SWIZ_B_R (0 << 15) 2973# define R500_ALU_RGB_R_SWIZ_B_G (1 << 15) 2974# define R500_ALU_RGB_R_SWIZ_B_B (2 << 15) 2975# define R500_ALU_RGB_R_SWIZ_B_A (3 << 15) 2976# define R500_ALU_RGB_R_SWIZ_B_0 (4 << 15) 2977# define R500_ALU_RGB_R_SWIZ_B_HALF (5 << 15) 2978# define R500_ALU_RGB_R_SWIZ_B_1 (6 << 15) 2979/* #define R500_ALU_RGB_R_SWIZ_B_UNUSED (7 << 15) */ 2980# define R500_ALU_RGB_G_SWIZ_B_R (0 << 18) 2981# define R500_ALU_RGB_G_SWIZ_B_G (1 << 18) 2982# define R500_ALU_RGB_G_SWIZ_B_B (2 << 18) 2983# define R500_ALU_RGB_G_SWIZ_B_A (3 << 18) 2984# define R500_ALU_RGB_G_SWIZ_B_0 (4 << 18) 2985# define R500_ALU_RGB_G_SWIZ_B_HALF (5 << 18) 2986# define R500_ALU_RGB_G_SWIZ_B_1 (6 << 18) 2987/* #define R500_ALU_RGB_G_SWIZ_B_UNUSED (7 << 18) */ 2988# define R500_ALU_RGB_B_SWIZ_B_R (0 << 21) 2989# define R500_ALU_RGB_B_SWIZ_B_G (1 << 21) 2990# define R500_ALU_RGB_B_SWIZ_B_B (2 << 21) 2991# define R500_ALU_RGB_B_SWIZ_B_A (3 << 21) 2992# define R500_ALU_RGB_B_SWIZ_B_0 (4 << 21) 2993# define R500_ALU_RGB_B_SWIZ_B_HALF (5 << 21) 2994# define R500_ALU_RGB_B_SWIZ_B_1 (6 << 21) 2995/* #define R500_ALU_RGB_B_SWIZ_B_UNUSED (7 << 21) */ 2996# define R500_ALU_RGB_MOD_B_NOP (0 << 24) 2997# define R500_ALU_RGB_MOD_B_NEG (1 << 24) 2998# define R500_ALU_RGB_MOD_B_ABS (2 << 24) 2999# define R500_ALU_RGB_MOD_B_NAB (3 << 24) 3000# define R500_ALU_RGB_OMOD_IDENTITY (0 << 26) 3001# define R500_ALU_RGB_OMOD_MUL_2 (1 << 26) 3002# define R500_ALU_RGB_OMOD_MUL_4 (2 << 26) 3003# define R500_ALU_RGB_OMOD_MUL_8 (3 << 26) 3004# define R500_ALU_RGB_OMOD_DIV_2 (4 << 26) 3005# define R500_ALU_RGB_OMOD_DIV_4 (5 << 26) 3006# define R500_ALU_RGB_OMOD_DIV_8 (6 << 26) 3007# define R500_ALU_RGB_OMOD_DISABLE (7 << 26) 3008# define R500_ALU_RGB_TARGET(x) ((x) << 29) 3009# define R500_ALU_RGB_WMASK (1 << 31) 3010#define R500_US_ALU_RGB_ADDR_0 0x9000 3011# define R500_RGB_ADDR0(x) ((x) << 0) 3012# define R500_RGB_ADDR0_CONST (1 << 8) 3013# define R500_RGB_ADDR0_REL (1 << 9) 3014# define R500_RGB_ADDR1(x) ((x) << 10) 3015# define R500_RGB_ADDR1_CONST (1 << 18) 3016# define R500_RGB_ADDR1_REL (1 << 19) 3017# define R500_RGB_ADDR2(x) ((x) << 20) 3018# define R500_RGB_ADDR2_CONST (1 << 28) 3019# define R500_RGB_ADDR2_REL (1 << 29) 3020# define R500_RGB_SRCP_OP_1_MINUS_2RGB0 (0 << 30) 3021# define R500_RGB_SRCP_OP_RGB1_MINUS_RGB0 (1 << 30) 3022# define R500_RGB_SRCP_OP_RGB1_PLUS_RGB0 (2 << 30) 3023# define R500_RGB_SRCP_OP_1_MINUS_RGB0 (3 << 30) 3024#define R500_US_CMN_INST_0 0xb800 3025# define R500_INST_TYPE_MASK (3 << 0) 3026# define R500_INST_TYPE_ALU (0 << 0) 3027# define R500_INST_TYPE_OUT (1 << 0) 3028# define R500_INST_TYPE_FC (2 << 0) 3029# define R500_INST_TYPE_TEX (3 << 0) 3030# define R500_INST_TEX_SEM_WAIT (1 << 2) 3031# define R500_INST_RGB_PRED_SEL_NONE (0 << 3) 3032# define R500_INST_RGB_PRED_SEL_RGBA (1 << 3) 3033# define R500_INST_RGB_PRED_SEL_RRRR (2 << 3) 3034# define R500_INST_RGB_PRED_SEL_GGGG (3 << 3) 3035# define R500_INST_RGB_PRED_SEL_BBBB (4 << 3) 3036# define R500_INST_RGB_PRED_SEL_AAAA (5 << 3) 3037# define R500_INST_RGB_PRED_INV (1 << 6) 3038# define R500_INST_WRITE_INACTIVE (1 << 7) 3039# define R500_INST_LAST (1 << 8) 3040# define R500_INST_NOP (1 << 9) 3041# define R500_INST_ALU_WAIT (1 << 10) 3042# define R500_INST_RGB_WMASK_R (1 << 11) 3043# define R500_INST_RGB_WMASK_G (1 << 12) 3044# define R500_INST_RGB_WMASK_B (1 << 13) 3045# define R500_INST_RGB_WMASK_RGB (7 << 11) 3046# define R500_INST_ALPHA_WMASK (1 << 14) 3047# define R500_INST_RGB_OMASK_R (1 << 15) 3048# define R500_INST_RGB_OMASK_G (1 << 16) 3049# define R500_INST_RGB_OMASK_B (1 << 17) 3050# define R500_INST_RGB_OMASK_RGB (7 << 15) 3051# define R500_INST_ALPHA_OMASK (1 << 18) 3052# define R500_INST_RGB_CLAMP (1 << 19) 3053# define R500_INST_ALPHA_CLAMP (1 << 20) 3054# define R500_INST_ALU_RESULT_SEL (1 << 21) 3055# define R500_INST_ALPHA_PRED_INV (1 << 22) 3056# define R500_INST_ALU_RESULT_OP_EQ (0 << 23) 3057# define R500_INST_ALU_RESULT_OP_LT (1 << 23) 3058# define R500_INST_ALU_RESULT_OP_GE (2 << 23) 3059# define R500_INST_ALU_RESULT_OP_NE (3 << 23) 3060# define R500_INST_ALPHA_PRED_SEL_NONE (0 << 25) 3061# define R500_INST_ALPHA_PRED_SEL_RGBA (1 << 25) 3062# define R500_INST_ALPHA_PRED_SEL_RRRR (2 << 25) 3063# define R500_INST_ALPHA_PRED_SEL_GGGG (3 << 25) 3064# define R500_INST_ALPHA_PRED_SEL_BBBB (4 << 25) 3065# define R500_INST_ALPHA_PRED_SEL_AAAA (5 << 25) 3066/* XXX next four are kind of guessed */ 3067# define R500_INST_STAT_WE_R (1 << 28) 3068# define R500_INST_STAT_WE_G (1 << 29) 3069# define R500_INST_STAT_WE_B (1 << 30) 3070# define R500_INST_STAT_WE_A (1 << 31) 3071 3072/* note that these are 8 bit lengths, despite the offsets, at least for R500 */ 3073#define R500_US_CODE_ADDR 0x4630 3074# define R500_US_CODE_START_ADDR(x) ((x) << 0) 3075# define R500_US_CODE_END_ADDR(x) ((x) << 16) 3076#define R500_US_CODE_OFFSET 0x4638 3077# define R500_US_CODE_OFFSET_ADDR(x) ((x) << 0) 3078#define R500_US_CODE_RANGE 0x4634 3079# define R500_US_CODE_RANGE_ADDR(x) ((x) << 0) 3080# define R500_US_CODE_RANGE_SIZE(x) ((x) << 16) 3081#define R500_US_CONFIG 0x4600 3082# define R500_ZERO_TIMES_ANYTHING_EQUALS_ZERO (1 << 1) 3083#define R500_US_FC_ADDR_0 0xa000 3084# define R500_FC_BOOL_ADDR(x) ((x) << 0) 3085# define R500_FC_INT_ADDR(x) ((x) << 8) 3086# define R500_FC_JUMP_ADDR(x) ((x) << 16) 3087# define R500_FC_JUMP_GLOBAL (1 << 31) 3088#define R500_US_FC_BOOL_CONST 0x4620 3089# define R500_FC_KBOOL(x) (x) 3090#define R500_US_FC_CTRL 0x4624 3091# define R500_FC_TEST_EN (1 << 30) 3092# define R500_FC_FULL_FC_EN (1 << 31) 3093#define R500_US_FC_INST_0 0x9800 3094# define R500_FC_OP_JUMP (0 << 0) 3095# define R500_FC_OP_LOOP (1 << 0) 3096# define R500_FC_OP_ENDLOOP (2 << 0) 3097# define R500_FC_OP_REP (3 << 0) 3098# define R500_FC_OP_ENDREP (4 << 0) 3099# define R500_FC_OP_BREAKLOOP (5 << 0) 3100# define R500_FC_OP_BREAKREP (6 << 0) 3101# define R500_FC_OP_CONTINUE (7 << 0) 3102# define R500_FC_B_ELSE (1 << 4) 3103# define R500_FC_JUMP_ANY (1 << 5) 3104# define R500_FC_A_OP_NONE (0 << 6) 3105# define R500_FC_A_OP_POP (1 << 6) 3106# define R500_FC_A_OP_PUSH (2 << 6) 3107# define R500_FC_JUMP_FUNC(x) ((x) << 8) 3108# define R500_FC_B_POP_CNT(x) ((x) << 16) 3109# define R500_FC_B_OP0_NONE (0 << 24) 3110# define R500_FC_B_OP0_DECR (1 << 24) 3111# define R500_FC_B_OP0_INCR (2 << 24) 3112# define R500_FC_B_OP1_DECR (0 << 26) 3113# define R500_FC_B_OP1_NONE (1 << 26) 3114# define R500_FC_B_OP1_INCR (2 << 26) 3115# define R500_FC_IGNORE_UNCOVERED (1 << 28) 3116#define R500_US_FC_INT_CONST_0 0x4c00 3117# define R500_FC_INT_CONST_KR(x) ((x) << 0) 3118# define R500_FC_INT_CONST_KG(x) ((x) << 8) 3119# define R500_FC_INT_CONST_KB(x) ((x) << 16) 3120/* _0 through _15 */ 3121#define R500_US_FORMAT0_0 0x4640 3122# define R500_FORMAT_TXWIDTH(x) ((x) << 0) 3123# define R500_FORMAT_TXHEIGHT(x) ((x) << 11) 3124# define R500_FORMAT_TXDEPTH(x) ((x) << 22) 3125#define R500_US_PIXSIZE 0x4604 3126# define R500_PIX_SIZE(x) (x) 3127#define R500_US_TEX_ADDR_0 0x9800 3128# define R500_TEX_SRC_ADDR(x) ((x) << 0) 3129# define R500_TEX_SRC_ADDR_REL (1 << 7) 3130# define R500_TEX_SRC_S_SWIZ_R (0 << 8) 3131# define R500_TEX_SRC_S_SWIZ_G (1 << 8) 3132# define R500_TEX_SRC_S_SWIZ_B (2 << 8) 3133# define R500_TEX_SRC_S_SWIZ_A (3 << 8) 3134# define R500_TEX_SRC_T_SWIZ_R (0 << 10) 3135# define R500_TEX_SRC_T_SWIZ_G (1 << 10) 3136# define R500_TEX_SRC_T_SWIZ_B (2 << 10) 3137# define R500_TEX_SRC_T_SWIZ_A (3 << 10) 3138# define R500_TEX_SRC_R_SWIZ_R (0 << 12) 3139# define R500_TEX_SRC_R_SWIZ_G (1 << 12) 3140# define R500_TEX_SRC_R_SWIZ_B (2 << 12) 3141# define R500_TEX_SRC_R_SWIZ_A (3 << 12) 3142# define R500_TEX_SRC_Q_SWIZ_R (0 << 14) 3143# define R500_TEX_SRC_Q_SWIZ_G (1 << 14) 3144# define R500_TEX_SRC_Q_SWIZ_B (2 << 14) 3145# define R500_TEX_SRC_Q_SWIZ_A (3 << 14) 3146# define R500_TEX_DST_ADDR(x) ((x) << 16) 3147# define R500_TEX_DST_ADDR_REL (1 << 23) 3148# define R500_TEX_DST_R_SWIZ_R (0 << 24) 3149# define R500_TEX_DST_R_SWIZ_G (1 << 24) 3150# define R500_TEX_DST_R_SWIZ_B (2 << 24) 3151# define R500_TEX_DST_R_SWIZ_A (3 << 24) 3152# define R500_TEX_DST_G_SWIZ_R (0 << 26) 3153# define R500_TEX_DST_G_SWIZ_G (1 << 26) 3154# define R500_TEX_DST_G_SWIZ_B (2 << 26) 3155# define R500_TEX_DST_G_SWIZ_A (3 << 26) 3156# define R500_TEX_DST_B_SWIZ_R (0 << 28) 3157# define R500_TEX_DST_B_SWIZ_G (1 << 28) 3158# define R500_TEX_DST_B_SWIZ_B (2 << 28) 3159# define R500_TEX_DST_B_SWIZ_A (3 << 28) 3160# define R500_TEX_DST_A_SWIZ_R (0 << 30) 3161# define R500_TEX_DST_A_SWIZ_G (1 << 30) 3162# define R500_TEX_DST_A_SWIZ_B (2 << 30) 3163# define R500_TEX_DST_A_SWIZ_A (3 << 30) 3164#define R500_US_TEX_ADDR_DXDY_0 0xa000 3165# define R500_DX_ADDR(x) ((x) << 0) 3166# define R500_DX_ADDR_REL (1 << 7) 3167# define R500_DX_S_SWIZ_R (0 << 8) 3168# define R500_DX_S_SWIZ_G (1 << 8) 3169# define R500_DX_S_SWIZ_B (2 << 8) 3170# define R500_DX_S_SWIZ_A (3 << 8) 3171# define R500_DX_T_SWIZ_R (0 << 10) 3172# define R500_DX_T_SWIZ_G (1 << 10) 3173# define R500_DX_T_SWIZ_B (2 << 10) 3174# define R500_DX_T_SWIZ_A (3 << 10) 3175# define R500_DX_R_SWIZ_R (0 << 12) 3176# define R500_DX_R_SWIZ_G (1 << 12) 3177# define R500_DX_R_SWIZ_B (2 << 12) 3178# define R500_DX_R_SWIZ_A (3 << 12) 3179# define R500_DX_Q_SWIZ_R (0 << 14) 3180# define R500_DX_Q_SWIZ_G (1 << 14) 3181# define R500_DX_Q_SWIZ_B (2 << 14) 3182# define R500_DX_Q_SWIZ_A (3 << 14) 3183# define R500_DY_ADDR(x) ((x) << 16) 3184# define R500_DY_ADDR_REL (1 << 17) 3185# define R500_DY_S_SWIZ_R (0 << 24) 3186# define R500_DY_S_SWIZ_G (1 << 24) 3187# define R500_DY_S_SWIZ_B (2 << 24) 3188# define R500_DY_S_SWIZ_A (3 << 24) 3189# define R500_DY_T_SWIZ_R (0 << 26) 3190# define R500_DY_T_SWIZ_G (1 << 26) 3191# define R500_DY_T_SWIZ_B (2 << 26) 3192# define R500_DY_T_SWIZ_A (3 << 26) 3193# define R500_DY_R_SWIZ_R (0 << 28) 3194# define R500_DY_R_SWIZ_G (1 << 28) 3195# define R500_DY_R_SWIZ_B (2 << 28) 3196# define R500_DY_R_SWIZ_A (3 << 28) 3197# define R500_DY_Q_SWIZ_R (0 << 30) 3198# define R500_DY_Q_SWIZ_G (1 << 30) 3199# define R500_DY_Q_SWIZ_B (2 << 30) 3200# define R500_DY_Q_SWIZ_A (3 << 30) 3201#define R500_US_TEX_INST_0 0x9000 3202# define R500_TEX_ID(x) ((x) << 16) 3203# define R500_TEX_INST_NOP (0 << 22) 3204# define R500_TEX_INST_LD (1 << 22) 3205# define R500_TEX_INST_TEXKILL (2 << 22) 3206# define R500_TEX_INST_PROJ (3 << 22) 3207# define R500_TEX_INST_LODBIAS (4 << 22) 3208# define R500_TEX_INST_LOD (5 << 22) 3209# define R500_TEX_INST_DXDY (6 << 22) 3210# define R500_TEX_SEM_ACQUIRE (1 << 25) 3211# define R500_TEX_IGNORE_UNCOVERED (1 << 26) 3212# define R500_TEX_UNSCALED (1 << 27) 3213#define R300_US_W_FMT 0x46b4 3214# define R300_W_FMT_W0 (0 << 0) 3215# define R300_W_FMT_W24 (1 << 0) 3216# define R300_W_FMT_W24FP (2 << 0) 3217# define R300_W_SRC_US (0 << 2) 3218# define R300_W_SRC_RAS (1 << 2) 3219 3220 3221/* Draw a primitive from vertex data in arrays loaded via 3D_LOAD_VBPNTR. 3222 * Two parameter dwords: 3223 * 0. VAP_VTX_FMT: The first parameter is not written to hardware 3224 * 1. VAP_VF_CTL: The second parameter is a standard primitive emission dword. 3225 */ 3226#define R300_PACKET3_3D_DRAW_VBUF 0x00002800 3227 3228/* Draw a primitive from immediate vertices in this packet 3229 * Up to 16382 dwords: 3230 * 0. VAP_VTX_FMT: The first parameter is not written to hardware 3231 * 1. VAP_VF_CTL: The second parameter is a standard primitive emission dword. 3232 * 2 to end: Up to 16380 dwords of vertex data. 3233 */ 3234#define R300_PACKET3_3D_DRAW_IMMD 0x00002900 3235 3236/* Draw a primitive from vertex data in arrays loaded via 3D_LOAD_VBPNTR and 3237 * immediate vertices in this packet 3238 * Up to 16382 dwords: 3239 * 0. VAP_VTX_FMT: The first parameter is not written to hardware 3240 * 1. VAP_VF_CTL: The second parameter is a standard primitive emission dword. 3241 * 2 to end: Up to 16380 dwords of vertex data. 3242 */ 3243#define R300_PACKET3_3D_DRAW_INDX 0x00002A00 3244 3245 3246/* Specify the full set of vertex arrays as (address, stride). 3247 * The first parameter is the number of vertex arrays specified. 3248 * The rest of the command is a variable length list of blocks, where 3249 * each block is three dwords long and specifies two arrays. 3250 * The first dword of a block is split into two words, the lower significant 3251 * word refers to the first array, the more significant word to the second 3252 * array in the block. 3253 * The low byte of each word contains the size of an array entry in dwords, 3254 * the high byte contains the stride of the array. 3255 * The second dword of a block contains the pointer to the first array, 3256 * the third dword of a block contains the pointer to the second array. 3257 * Note that if the total number of arrays is odd, the third dword of 3258 * the last block is omitted. 3259 */ 3260#define R300_PACKET3_3D_LOAD_VBPNTR 0x00002F00 3261 3262#define R300_PACKET3_INDX_BUFFER 0x00003300 3263# define R300_INDX_BUFFER_DST_SHIFT 0 3264# define R300_INDX_BUFFER_SKIP_SHIFT 16 3265# define R300_INDX_BUFFER_ONE_REG_WR (1<<31) 3266 3267/* Same as R300_PACKET3_3D_DRAW_VBUF but without VAP_VTX_FMT */ 3268#define R300_PACKET3_3D_DRAW_VBUF_2 0x00003400 3269/* Same as R300_PACKET3_3D_DRAW_IMMD but without VAP_VTX_FMT */ 3270#define R300_PACKET3_3D_DRAW_IMMD_2 0x00003500 3271/* Same as R300_PACKET3_3D_DRAW_INDX but without VAP_VTX_FMT */ 3272#define R300_PACKET3_3D_DRAW_INDX_2 0x00003600 3273 3274/* Clears a portion of hierachical Z RAM 3275 * 3 dword parameters 3276 * 0. START 3277 * 1. COUNT: 13:0 (max is 0x3FFF) 3278 * 2. CLEAR_VALUE: Value to write into HIZ RAM. 3279 */ 3280#define R300_PACKET3_3D_CLEAR_HIZ 0x00003700 3281 3282/* Draws a set of primitives using vertex buffers pointed by the state data. 3283 * At least 2 Parameters: 3284 * 0. VAP_VF_CNTL: The first parameter is a standard primitive emission dword. 3285 * 2 to end: Data or indices (see other 3D_DRAW_* packets for details) 3286 */ 3287#define R300_PACKET3_3D_DRAW_128 0x00003900 3288 3289/* END: Packet 3 commands */ 3290 3291 3292/* Color formats for 2d packets 3293 */ 3294#define R300_CP_COLOR_FORMAT_CI8 2 3295#define R300_CP_COLOR_FORMAT_ARGB1555 3 3296#define R300_CP_COLOR_FORMAT_RGB565 4 3297#define R300_CP_COLOR_FORMAT_ARGB8888 6 3298#define R300_CP_COLOR_FORMAT_RGB332 7 3299#define R300_CP_COLOR_FORMAT_RGB8 9 3300#define R300_CP_COLOR_FORMAT_ARGB4444 15 3301 3302/* 3303 * CP type-3 packets 3304 */ 3305#define R300_CP_CMD_BITBLT_MULTI 0xC0009B00 3306 3307/* XXX Corbin's stuff from radeon and r200 */ 3308 3309#define RADEON_WAIT_UNTIL 0x1720 3310# define RADEON_WAIT_CRTC_PFLIP (1 << 0) 3311# define RADEON_WAIT_2D_IDLECLEAN (1 << 16) 3312# define RADEON_WAIT_3D_IDLECLEAN (1 << 17) 3313# define RADEON_WAIT_HOST_IDLECLEAN (1 << 18) 3314 3315#define RADEON_CP_PACKET3 0xC0000000 3316 3317#define R200_3D_DRAW_IMMD_2 0xC0003500 3318 3319#endif /* _R300_REG_H */ 3320 3321/* *INDENT-ON* */ 3322 3323/* vim: set foldenable foldmarker=\\{,\\} foldmethod=marker : */ 3324