| /external/llvm/include/llvm/CodeGen/ |
| H A D | TargetSchedule.h | 35 MCSchedModel SchedModel; member in class:llvm::TargetSchedModel
67 const MCSchedModel *getMCSchedModel() const { return &SchedModel; }
82 unsigned getProcessorID() const { return SchedModel.getProcessorID(); }
85 unsigned getIssueWidth() const { return SchedModel.IssueWidth; }
93 return SchedModel.getNumProcResourceKinds();
98 return SchedModel.getProcResource(PIdx);
132 unsigned getMicroOpBufferSize() const { return SchedModel.MicroOpBufferSize; }
137 return SchedModel.getProcResource(PIdx)->BufferSize;
|
| H A D | ScheduleDAGInstrs.h | 79 TargetSchedModel SchedModel; member in class:llvm::ScheduleDAGInstrs
157 const TargetSchedModel *getSchedModel() const { return &SchedModel; }
161 if (!SU->SchedClass && SchedModel.hasInstrSchedModel())
162 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr());
|
| H A D | MachineTraceMetrics.h | 73 TargetSchedModel SchedModel; member in class:llvm::MachineTraceMetrics
111 /// This is an array with SchedModel.getNumProcResourceKinds() entries.
114 /// These numbers have already been scaled by SchedModel.getResourceFactor().
364 // where Kinds = SchedModel.getNumProcResourceKinds().
373 unsigned Factor = SchedModel.getLatencyFactor();
|
| /external/llvm/lib/MC/ |
| H A D | MCSubtargetInfo.cpp | 104 assert(Found->Value && "Missing processor SchedModel value");
110 const MCSchedModel *SchedModel = getSchedModelForCPU(CPU); local
111 return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths);
|
| /external/llvm/include/llvm/MC/ |
| H A D | MCInstrItineraries.h | 113 const MCSchedModel *SchedModel; ///< Basic machine properties. member in class:llvm::InstrItineraryData
121 InstrItineraryData() : SchedModel(&MCSchedModel::DefaultSchedModel),
127 : SchedModel(SM), Stages(S), OperandCycles(OS), Forwardings(F),
128 Itineraries(SchedModel->InstrItineraries) {}
|
| /external/llvm/lib/Target/Hexagon/ |
| H A D | HexagonMachineScheduler.h | 48 const TargetSchedModel *SchedModel; member in class:llvm::VLIWResourceModel
59 SchedModel(SM), TotalPackets(0) {
66 Packet.resize(SchedModel->getIssueWidth());
135 const TargetSchedModel *SchedModel; member in struct:llvm::ConvergingVLIWScheduler::SchedBoundary
156 DAG(0), SchedModel(0), Available(ID, Name+".A"),
169 SchedModel = smodel;
192 const TargetSchedModel *SchedModel; member in class:llvm::ConvergingVLIWScheduler
207 DAG(0), SchedModel(0), Top(TopQID, "TopQ"), Bot(BotQID, "BotQ") {}
|
| /external/llvm/lib/CodeGen/ |
| H A D | EarlyIfConversion.cpp | 582 const MCSchedModel *SchedModel; member in class:__anon21143::EarlyIfConverter
690 unsigned CritLimit = SchedModel->MispredictPenalty/2;
780 SchedModel =
|
| H A D | TargetInstrInfo.cpp | 622 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel *SchedModel, argument
627 return SchedModel->LoadLatency;
629 return SchedModel->HighLatency;
678 return defaultDefLatency(ItinData->SchedModel, DefMI);
721 defaultDefLatency(ItinData->SchedModel, DefMI));
|
| H A D | MachineScheduler.cpp | 1201 const TargetSchedModel *SchedModel);
1223 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
1231 const TargetSchedModel *SchedModel; member in struct:__anon21175::ConvergingScheduler::SchedBoundary
1318 DAG(0), SchedModel(0), Rem(0), Available(ID, Name+".A"),
1337 return SchedModel->getProcResource(PIdx)->Name;
1360 return RetiredMOps * SchedModel->getMicroOpFactor();
1368 return std::max(CurrCycle * SchedModel->getLatencyFactor(),
1403 const TargetSchedModel *SchedModel; member in class:__anon21175::ConvergingScheduler
1420 DAG(0), SchedModel(0), TRI(0), Top(TopQID, "TopQ"), Bot(BotQID, "BotQ") {}
1456 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { argument
1989 initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) argument
[all...] |
| /external/llvm/lib/Target/ARM/ |
| H A D | ARMSubtarget.h | 187 /// SchedModel - Processor specific instruction costs.
188 const MCSchedModel *SchedModel; member in class:llvm::ARMSubtarget
|