| /external/llvm/lib/Target/MSP430/ |
| H A D | MSP430.h | 25 COND_NE = 1, // aka COND_NZ enumerator in enum:MSP430CC::CondCodes
|
| H A D | MSP430InstrInfo.cpp | 135 CC = MSP430CC::COND_NE;
137 case MSP430CC::COND_NE:
|
| H A D | MSP430ISelLowering.cpp | 717 TCC = MSP430CC::COND_NE; // aka COND_NZ
838 case MSP430CC::COND_NE:
1177 .addImm(MSP430CC::COND_NE);
|
| /external/llvm/lib/Target/MSP430/InstPrinter/ |
| H A D | MSP430InstPrinter.cpp | 98 case MSP430CC::COND_NE:
|
| /external/chromium_org/third_party/mesa/src/src/mesa/program/ |
| H A D | program_parse_extra.c | 133 cond = COND_NE;
|
| H A D | prog_instruction.h | 102 #define COND_NE 7 /**< not equal to zero */ macro
|
| H A D | nvfragparse.c | 680 dstReg->CondMask = COND_NE;
|
| H A D | prog_print.c | 556 case COND_NE: return "NE";
|
| H A D | ir_to_mesa.cpp | 2198 if_inst->dst.cond_mask = COND_NE;
|
| H A D | prog_execute.c | 438 case COND_NE: return (condCode != COND_EQ);
|
| /external/mesa3d/src/mesa/program/ |
| H A D | program_parse_extra.c | 133 cond = COND_NE;
|
| H A D | prog_instruction.h | 102 #define COND_NE 7 /**< not equal to zero */ macro
|
| H A D | nvfragparse.c | 680 dstReg->CondMask = COND_NE;
|
| H A D | prog_print.c | 556 case COND_NE: return "NE";
|
| H A D | ir_to_mesa.cpp | 2198 if_inst->dst.cond_mask = COND_NE;
|
| H A D | prog_execute.c | 438 case COND_NE: return (condCode != COND_EQ);
|
| /external/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 42 COND_NE = 9, enumerator in enum:llvm::X86::CondCode
68 /// e.g. turning COND_E to COND_NE.
|
| H A D | X86InstrInfo.cpp | 2375 case X86::JNE_4: return X86::COND_NE;
2406 case X86::SETNEr: case X86::SETNEm: return X86::COND_NE;
2449 return X86::COND_NE;
2475 case X86::COND_NE: return X86::JNE_4;
2494 /// e.g. turning COND_E to COND_NE.
2498 case X86::COND_E: return X86::COND_NE;
2499 case X86::COND_NE: return X86::COND_E;
2524 case X86::COND_NE: return X86::COND_NE;
2753 BranchCode == X86::COND_NE) ||
[all...] |
| H A D | X86ISelLowering.cpp | 3421 case ISD::SETNE: return X86::COND_NE;
3471 case ISD::SETNE: return X86::COND_NE;
3492 case X86::COND_NE:
5684 EFLAGS = EmitTest(Bit1, X86::COND_NE, DAG);
5685 X86CC = DAG.getConstant(X86::COND_NE, MVT::i8);
8327 SDValue CC = DAG.getConstant(X86::COND_NE, MVT::i8);
9404 if (!NeedTruncation && (X86CC == X86::COND_E || X86CC == X86::COND_NE)) {
9988 (CondCode == X86::COND_E || CondCode == X86::COND_NE)) {
9997 (isAllOnes(Op1) == (CondCode == X86::COND_NE))) {
10108 CC = DAG.getConstant(X86::COND_NE, MV
[all...] |
| /external/qemu/tcg/sparc/ |
| H A D | tcg-target.c | 212 #define COND_NE 0x9 macro
507 [TCG_COND_NE] = COND_NE,
682 tcg_out_branch_i32(s, INSN_COND(COND_NE, 1), lab);
|
| /external/qemu/tcg/arm/ |
| H A D | tcg-target.c | 312 COND_NE = 0x1, enumerator in enum:arm_cond_code_e
330 [TCG_COND_NE] = COND_NE,
|
| /external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i965/ |
| H A D | brw_vs_emit.c | 1775 /* All of GLSL only produces predicates for COND_NE and one channel per
1788 assert(inst->DstReg.CondMask == COND_NE);
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| H A D | brw_vs_emit.c | 1775 /* All of GLSL only produces predicates for COND_NE and one channel per
1788 assert(inst->DstReg.CondMask == COND_NE);
|
| /external/chromium_org/third_party/mesa/src/src/mesa/state_tracker/ |
| H A D | st_glsl_to_tgsi.cpp | 2836 if_inst->dst.cond_mask = COND_NE;
|
| /external/mesa3d/src/mesa/state_tracker/ |
| H A D | st_glsl_to_tgsi.cpp | 2836 if_inst->dst.cond_mask = COND_NE;
|