Searched refs:Cond (Results 1 - 25 of 187) sorted by relevance

12345678

/external/clang/test/SemaTemplate/
H A Dvalue-dependent-null-pointer-constant.cpp5 const char *f0(bool Cond) { argument
6 return Cond? "honk" : N;
9 const char *f1(bool Cond) { argument
10 return Cond? N : "honk";
H A Dinstantiate-expr-2.cpp77 struct Cond {
81 enum { resultT = Cond<true>::is,
82 resultF = Cond<false>::is };
92 struct Cond { struct in namespace:N6
97 typedef Cond<true, int, char>::True True;
98 typedef Cond<true, int, char>::False False;
112 struct Cond { struct in namespace:N7
117 //Cond<true, int*, double> C; // Errors
119 //typedef Cond<true, int*, double>::Type Type; // Errors
120 typedef Cond<tru
[all...]
/external/llvm/lib/Target/Mips/
H A DMipsInstrInfo.cpp70 SmallVectorImpl<MachineOperand> &Cond) const {
77 Cond.push_back(MachineOperand::CreateImm(Opc));
80 Cond.push_back(Inst->getOperand(i));
86 SmallVectorImpl<MachineOperand> &Cond,
89 BranchType BT = AnalyzeBranch(MBB, TBB, FBB, Cond, AllowModify, BranchInstrs);
96 const SmallVectorImpl<MachineOperand>& Cond)
98 unsigned Opc = Cond[0].getImm();
102 for (unsigned i = 1; i < Cond.size(); ++i) {
103 if (Cond[i].isReg())
104 MIB.addReg(Cond[
83 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
114 InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
181 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify, SmallVectorImpl<MachineInstr*> &BranchInstrs) const argument
[all...]
H A DMipsInstrInfo.h51 SmallVectorImpl<MachineOperand> &Cond,
58 const SmallVectorImpl<MachineOperand> &Cond,
62 bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;
66 SmallVectorImpl<MachineOperand> &Cond,
131 SmallVectorImpl<MachineOperand> &Cond) const;
134 const SmallVectorImpl<MachineOperand>& Cond) const;
/external/clang/include/clang/StaticAnalyzer/Core/PathSensitive/
H A DConstraintManager.h68 DefinedSVal Cond,
75 ProgramStatePair assumeDual(ProgramStateRef State, DefinedSVal Cond) { argument
76 ProgramStateRef StTrue = assume(State, Cond, true);
78 // If StTrue is infeasible, asserting the falseness of Cond is unnecessary
86 assert(assume(State, Cond, false) && "System is over constrained.");
91 ProgramStateRef StFalse = assume(State, Cond, false);
/external/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.cpp189 SmallVectorImpl<MachineOperand> &Cond,
222 Cond.push_back(MachineOperand::CreateImm(BranchCode));
223 Cond.push_back(LastInst->getOperand(0));
244 Cond.push_back(MachineOperand::CreateImm(BranchCode));
245 Cond.push_back(SecondLastInst->getOperand(0));
277 const SmallVectorImpl<MachineOperand> &Cond,
281 assert((Cond.size() == 2 || Cond.size() == 0) &&
285 if (Cond.empty()) {
290 unsigned Opc = GetCondBranchFromCond((XCore::CondCode)Cond[
187 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
275 InsertBranch(MachineBasicBlock &MBB,MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
[all...]
H A DXCoreInstrInfo.h54 SmallVectorImpl<MachineOperand> &Cond,
59 const SmallVectorImpl<MachineOperand> &Cond,
82 SmallVectorImpl<MachineOperand> &Cond) const;
/external/clang/test/SemaCXX/
H A Dvector.cpp40 void conditional(bool Cond, char16 c16, longlong16 ll16, char16_e c16e, argument
43 __typeof__(Cond? c16 : c16) *c16p1 = &c16;
44 __typeof__(Cond? ll16 : ll16) *ll16p1 = &ll16;
45 __typeof__(Cond? c16e : c16e) *c16ep1 = &c16e;
46 __typeof__(Cond? ll16e : ll16e) *ll16ep1 = &ll16e;
49 __typeof__(Cond? c16 : c16e) *c16ep2 = &c16e;
50 __typeof__(Cond? c16e : c16) *c16ep3 = &c16e;
51 __typeof__(Cond? ll16 : ll16e) *ll16ep2 = &ll16e;
52 __typeof__(Cond? ll16e : ll16) *ll16ep3 = &ll16e;
55 (void)(Cond
108 test_implicit_conversions(bool Cond, char16 c16, longlong16 ll16, char16_e c16e, longlong16_e ll16e, convertible_to<char16> to_c16, convertible_to<longlong16> to_ll16, convertible_to<char16_e> to_c16e, convertible_to<longlong16_e> to_ll16e, convertible_to<char16&> rto_c16, convertible_to<char16_e&> rto_c16e) argument
[all...]
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r300/compiler/
H A Dradeon_emulate_loops.h12 struct rc_instruction * Cond; member in struct:loop_info
H A Dradeon_emulate_loops.c199 if(rc_src_reg_is_immediate(c, loop->Cond->U.I.SrcReg[0].File,
200 loop->Cond->U.I.SrcReg[0].Index)){
201 limit = &loop->Cond->U.I.SrcReg[0];
202 counter = &loop->Cond->U.I.SrcReg[1];
204 else if(rc_src_reg_is_immediate(c, loop->Cond->U.I.SrcReg[1].File,
205 loop->Cond->U.I.SrcReg[1].Index)){
206 limit = &loop->Cond->U.I.SrcReg[1];
207 counter = &loop->Cond->U.I.SrcReg[0];
285 switch(loop->Cond->U.I.Opcode){
309 rc_remove_instruction(loop->Cond);
[all...]
/external/mesa3d/src/gallium/drivers/r300/compiler/
H A Dradeon_emulate_loops.h12 struct rc_instruction * Cond; member in struct:loop_info
H A Dradeon_emulate_loops.c199 if(rc_src_reg_is_immediate(c, loop->Cond->U.I.SrcReg[0].File,
200 loop->Cond->U.I.SrcReg[0].Index)){
201 limit = &loop->Cond->U.I.SrcReg[0];
202 counter = &loop->Cond->U.I.SrcReg[1];
204 else if(rc_src_reg_is_immediate(c, loop->Cond->U.I.SrcReg[1].File,
205 loop->Cond->U.I.SrcReg[1].Index)){
206 limit = &loop->Cond->U.I.SrcReg[1];
207 counter = &loop->Cond->U.I.SrcReg[0];
285 switch(loop->Cond->U.I.Opcode){
309 rc_remove_instruction(loop->Cond);
[all...]
/external/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.h74 bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;
78 SmallVectorImpl<MachineOperand> &Cond,
84 const SmallVectorImpl<MachineOperand> &Cond,
H A DMSP430InstrInfo.cpp127 ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const {
128 assert(Cond.size() == 1 && "Invalid Xbranch condition!");
130 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm());
154 Cond[0].setImm(CC);
172 SmallVectorImpl<MachineOperand> &Cond,
207 Cond.clear();
231 if (Cond.empty()) {
234 Cond.push_back(MachineOperand::CreateImm(BranchCode));
240 assert(Cond.size() == 1);
248 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[
169 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
260 InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
[all...]
H A DMSP430BranchSelector.cpp150 SmallVector<MachineOperand, 1> Cond; local
151 Cond.push_back(I->getOperand(1));
154 TII->ReverseBranchCondition(Cond);
156 .addImm(4).addOperand(Cond[0]);
/external/clang/lib/StaticAnalyzer/Core/
H A DSimpleConstraintManager.h36 ProgramStateRef assume(ProgramStateRef state, DefinedSVal Cond,
39 ProgramStateRef assume(ProgramStateRef state, Loc Cond, bool Assumption);
41 ProgramStateRef assume(ProgramStateRef state, NonLoc Cond, bool Assumption);
90 Loc Cond,
94 NonLoc Cond,
H A DSimpleConstraintManager.cpp69 DefinedSVal Cond,
71 if (Optional<NonLoc> NV = Cond.getAs<NonLoc>())
73 return assume(state, Cond.castAs<Loc>(), Assumption);
85 Loc Cond, bool Assumption) {
86 switch (Cond.getSubKind()) {
93 const MemRegion *R = Cond.castAs<loc::MemRegionVal>().getRegion();
111 bool b = Cond.castAs<loc::ConcreteInt>().getValue() != 0;
146 NonLoc Cond,
151 if (!canReasonAbout(Cond)) {
153 SymbolRef sym = Cond
68 assume(ProgramStateRef state, DefinedSVal Cond, bool Assumption) argument
84 assumeAux(ProgramStateRef state, Loc Cond, bool Assumption) argument
145 assumeAux(ProgramStateRef state, NonLoc Cond, bool Assumption) argument
[all...]
/external/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.h59 SmallVectorImpl<MachineOperand> &Cond,
63 const SmallVectorImpl<MachineOperand> &Cond,
66 bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;
/external/llvm/lib/Target/NVPTX/
H A DNVPTXInstrInfo.cpp169 SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const {
186 Cond.push_back(LastInst->getOperand(0));
204 Cond.push_back(SecondLastInst->getOperand(0));
250 const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const {
253 assert((Cond.size() == 1 || Cond.size() == 0) &&
258 if (Cond.empty()) // Unconditional branch
261 BuildMI(&MBB, DL, get(NVPTX::CBranch)).addReg(Cond[0].getReg())
267 BuildMI(&MBB, DL, get(NVPTX::CBranch)).addReg(Cond[0].getReg()).addMBB(TBB);
167 AnalyzeBranch( MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
248 InsertBranch( MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
H A DNVPTXInstrInfo.h65 SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const;
69 const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const;
/external/chromium_org/sandbox/linux/seccomp-bpf/
H A Dsandbox_bpf_unittest.cc286 return sandbox->Cond(0, ErrorCode::TP_32BIT, ErrorCode::OP_EQUAL, 0,
301 return sandbox->Cond(0, ErrorCode::TP_32BIT, ErrorCode::OP_EQUAL, 0,
771 // Simple test demonstrating how to use Sandbox::Cond()
786 return sandbox->Cond(1, ErrorCode::TP_32BIT, ErrorCode::OP_HAS_ANY_BITS,
793 return sandbox->Cond(0, ErrorCode::TP_32BIT, ErrorCode::OP_EQUAL,
796 sandbox->Cond(0, ErrorCode::TP_32BIT, ErrorCode::OP_EQUAL,
819 // This test exercises the Sandbox::Cond() method by building a complex
1032 // of the tree. This will end up adding a few more Sandbox::Cond()
1038 // This builds a chain of Sandbox::Cond() tests
1051 err = sandbox->Cond(arg_valu
[all...]
/external/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.h67 SmallVectorImpl<MachineOperand> &Cond,
74 const SmallVectorImpl<MachineOperand> &Cond,
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
H A DR600InstrInfo.cpp180 SmallVectorImpl<MachineOperand> &Cond,
216 Cond.push_back(predSet->getOperand(1));
217 Cond.push_back(predSet->getOperand(2));
218 Cond.push_back(MachineOperand::CreateReg(AMDGPU::PRED_SEL_ONE, false));
240 Cond.push_back(predSet->getOperand(1));
241 Cond.push_back(predSet->getOperand(2));
242 Cond.push_back(MachineOperand::CreateReg(AMDGPU::PRED_SEL_ONE, false));
264 const SmallVectorImpl<MachineOperand> &Cond,
270 if (Cond.empty()) {
277 PredSet->getOperand(2).setImm(Cond[
177 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
261 InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
[all...]
/external/mesa3d/src/gallium/drivers/radeon/
H A DR600InstrInfo.cpp180 SmallVectorImpl<MachineOperand> &Cond,
216 Cond.push_back(predSet->getOperand(1));
217 Cond.push_back(predSet->getOperand(2));
218 Cond.push_back(MachineOperand::CreateReg(AMDGPU::PRED_SEL_ONE, false));
240 Cond.push_back(predSet->getOperand(1));
241 Cond.push_back(predSet->getOperand(2));
242 Cond.push_back(MachineOperand::CreateReg(AMDGPU::PRED_SEL_ONE, false));
264 const SmallVectorImpl<MachineOperand> &Cond,
270 if (Cond.empty()) {
277 PredSet->getOperand(2).setImm(Cond[
177 AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const argument
261 InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
[all...]
/external/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h116 SmallVectorImpl<MachineOperand> &Cond,
121 const SmallVectorImpl<MachineOperand> &Cond,
126 const SmallVectorImpl<MachineOperand> &Cond,
131 const SmallVectorImpl<MachineOperand> &Cond,
152 bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;

Completed in 1605 milliseconds

12345678