/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/TargetInfo/ |
H A D | AMDGPUTargetInfo.cpp | 25 R600(TheAMDGPUTarget, "r600", "AMD GPUs HD2XXX-HD6XXX");
|
/external/llvm/lib/Target/R600/TargetInfo/ |
H A D | AMDGPUTargetInfo.cpp | 25 R600(TheAMDGPUTarget, "r600", "AMD GPUs HD2XXX-HD6XXX");
|
/external/mesa3d/src/gallium/drivers/radeon/TargetInfo/ |
H A D | AMDGPUTargetInfo.cpp | 25 R600(TheAMDGPUTarget, "r600", "AMD GPUs HD2XXX-HD6XXX");
|
/external/chromium_org/third_party/mesa/src/src/gallium/winsys/radeon/drm/ |
H A D | radeon_drm_winsys.h | 38 R600, enumerator in enum:radeon_generation
|
H A D | radeon_drm_winsys.c | 234 ws->gen = R600; 273 else if (ws->gen >= R600) { 307 if (ws->gen == R600 && !debug_get_bool_option("RADEON_VA", FALSE)) 329 if (ws->gen >= R600) { 391 ws->gen < R600) { 421 if (ws->gen >= R600) {
|
/external/mesa3d/src/gallium/winsys/radeon/drm/ |
H A D | radeon_drm_winsys.h | 38 R600, enumerator in enum:radeon_generation
|
H A D | radeon_drm_winsys.c | 234 ws->gen = R600; 273 else if (ws->gen >= R600) { 307 if (ws->gen == R600 && !debug_get_bool_option("RADEON_VA", FALSE)) 329 if (ws->gen >= R600) { 391 ws->gen < R600) { 421 if (ws->gen >= R600) {
|
/external/llvm/lib/Target/R600/ |
H A D | AMDGPUSubtarget.h | 32 R600 = 0, enumerator in enum:llvm::AMDGPUSubtarget::Generation
|
H A D | AMDGPUSubtarget.cpp | 37 Gen = AMDGPUSubtarget::R600;
|
H A D | R600ControlFlowFinalizer.cpp | 305 case AMDGPUSubtarget::R600: 519 return "R600 Control Flow Finalizer Pass";
|
/external/chromium_org/third_party/mesa/src/include/pci_ids/ |
H A D | r600_pci_ids.h | 1 CHIPSET(0x9400, R600_9400, R600) 2 CHIPSET(0x9401, R600_9401, R600) 3 CHIPSET(0x9402, R600_9402, R600) 4 CHIPSET(0x9403, R600_9403, R600) 5 CHIPSET(0x9405, R600_9405, R600) 6 CHIPSET(0x940A, R600_940A, R600) 7 CHIPSET(0x940B, R600_940B, R600) 8 CHIPSET(0x940F, R600_940F, R600)
|
/external/mesa3d/include/pci_ids/ |
H A D | r600_pci_ids.h | 1 CHIPSET(0x9400, R600_9400, R600) 2 CHIPSET(0x9401, R600_9401, R600) 3 CHIPSET(0x9402, R600_9402, R600) 4 CHIPSET(0x9403, R600_9403, R600) 5 CHIPSET(0x9405, R600_9405, R600) 6 CHIPSET(0x940A, R600_940A, R600) 7 CHIPSET(0x940B, R600_940B, R600) 8 CHIPSET(0x940F, R600_940F, R600)
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r600/ |
H A D | r600.h | 69 R600, enumerator in enum:chip_class
|
H A D | r600_pipe.c | 249 case R600: 305 if (rctx->chip_class == R600) 335 case CHIP_R600: return "AMD R600"; 418 /* Supported except the original R600. */ 421 /* R600 doesn't support per-MRT blends */ 930 rscreen->chip_class = R600; 935 case R600:
|
H A D | r600_asm.c | 42 case R600: 259 if ((chip_class == R600) && 345 case R600: 426 case R600: 447 case R600: 462 case R600: 496 case R600: 536 * R600: 552 case R600: 593 case R600 [all...] |
H A D | r600_state.c | 591 if (rscreen->chip_class == R600 && 710 /* R600 does not support per-MRT blends */ 772 /* R600 does not support per-MRT blends */ 1201 if (rctx->chip_class == R600) { 1358 if (rctx->chip_class == R600) { 1593 bool cb1_force_cmask_fmask = rctx->chip_class == R600 && is_resolve; 1763 if (rctx->chip_class == R600) { 2162 if (rctx->chip_class == R600) { 2553 /* HW bug in original R600 */
|
H A D | r600_hw_context.c | 198 /* ignore regs not on R600 on R600 */ 240 /* R600/R700 configuration */ 911 if (ctx->chip_class == R600) { 1241 if (ctx->chip_class == R600) {
|
H A D | r600_blit.c | 153 if (rctx->chip_class == R600 && max_sample > 0) {
|
H A D | r600_state_common.c | 353 if (rctx->chip_class == R600) {
|
/external/mesa3d/src/gallium/drivers/r600/ |
H A D | r600.h | 69 R600, enumerator in enum:chip_class
|
H A D | r600_pipe.c | 249 case R600: 305 if (rctx->chip_class == R600) 335 case CHIP_R600: return "AMD R600"; 418 /* Supported except the original R600. */ 421 /* R600 doesn't support per-MRT blends */ 930 rscreen->chip_class = R600; 935 case R600:
|
H A D | r600_asm.c | 42 case R600: 259 if ((chip_class == R600) && 345 case R600: 426 case R600: 447 case R600: 462 case R600: 496 case R600: 536 * R600: 552 case R600: 593 case R600 [all...] |
H A D | r600_state.c | 591 if (rscreen->chip_class == R600 && 710 /* R600 does not support per-MRT blends */ 772 /* R600 does not support per-MRT blends */ 1201 if (rctx->chip_class == R600) { 1358 if (rctx->chip_class == R600) { 1593 bool cb1_force_cmask_fmask = rctx->chip_class == R600 && is_resolve; 1763 if (rctx->chip_class == R600) { 2162 if (rctx->chip_class == R600) { 2553 /* HW bug in original R600 */
|
H A D | r600_hw_context.c | 198 /* ignore regs not on R600 on R600 */ 240 /* R600/R700 configuration */ 911 if (ctx->chip_class == R600) { 1241 if (ctx->chip_class == R600) {
|
H A D | r600_blit.c | 153 if (rctx->chip_class == R600 && max_sample > 0) {
|