Searched defs:DReg (Results 1 - 3 of 3) sorted by relevance
/external/llvm/lib/Target/Mips/ |
H A D | Mips16FrameLowering.cpp | 69 unsigned DReg = MRI->getDwarfRegNum(Reg, true); local 71 MCCFIInstruction::createOffset(nullptr, DReg, Offset));
|
/external/llvm/lib/Target/ARM/ |
H A D | A15SDOptimizer.cpp | 73 unsigned DReg, unsigned Lane, 88 DebugLoc DL, unsigned DReg, unsigned Lane, 146 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_1, local 148 if (DReg != ARM::NoRegister) return ARM::ssub_1; 447 unsigned DReg, unsigned Lane, 454 .addReg(DReg, 0, Lane); 498 DebugLoc DL, unsigned DReg, unsigned Lane, 505 .addReg(DReg) 444 createExtractSubreg(MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertBefore, DebugLoc DL, unsigned DReg, unsigned Lane, const TargetRegisterClass *TRC) argument 496 createInsertSubreg(MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertBefore, DebugLoc DL, unsigned DReg, unsigned Lane, unsigned ToInsert) argument
|
H A D | ARMBaseInstrInfo.cpp | 4005 unsigned DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_0, &ARM::DPRRegClass); local 4008 if (DReg != ARM::NoRegister) 4009 return DReg; 4012 DReg = TRI->getMatchingSuperReg(SReg, ARM::ssub_1, &ARM::DPRRegClass); 4014 assert(DReg && "S-register with no D super-register?"); 4015 return DReg; 4035 unsigned DReg, unsigned Lane, 4039 if (MI->definesRegister(DReg, TRI) || MI->readsRegister(DReg, TRI)) { 4045 ImplicitSReg = TRI->getSubReg(DReg, 4033 getImplicitSPRUseForDPRUse(const TargetRegisterInfo *TRI, MachineInstr *MI, unsigned DReg, unsigned Lane, unsigned &ImplicitSReg) argument 4063 unsigned DstReg, SrcReg, DReg; local 4316 unsigned DReg = TRI->getMatchingSuperReg(Reg, ARM::ssub_0, local 4340 unsigned DReg = Reg; local [all...] |
Completed in 437 milliseconds