Searched refs:CP0SRSC2_SRS9 (Results 1 - 2 of 2) sorted by relevance

/external/qemu/target-mips/
H A Dcpu.h256 #define CP0SRSC2_SRS9 20 macro
H A Dtranslate_init.c296 .CP0_SRSConf2 = (1 << CP0SRSC2_M) | (0x3fe << CP0SRSC2_SRS9) |

Completed in 27 milliseconds