Searched refs:CP0_SRSConf0 (Results 1 - 5 of 5) sorted by relevance

/external/qemu/target-mips/
H A Dmachine.c105 qemu_put_sbe32s(f, &env->CP0_SRSConf0);
256 qemu_get_sbe32s(f, &env->CP0_SRSConf0);
H A Dtranslate_init.c84 int32_t CP0_SRSConf0; member in struct:mips_def_t
290 .CP0_SRSConf0 = (1 << CP0SRSC0_M) | (0x3fe << CP0SRSC0_SRS3) |
H A Dcpu.h242 int32_t CP0_SRSConf0; member in struct:CPUMIPSState
H A Dtranslate.c3078 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0));
4248 gen_mfc0_load32(arg, offsetof(CPUMIPSState, CP0_SRSConf0));
8657 env->CP0_SRSConf0 = env->cpu_model->CP0_SRSConf0;
H A Dop_helper.c1282 env->CP0_SRSConf0 |= arg1 & env->CP0_SRSConf0_rw_bitmask;

Completed in 155 milliseconds