Searched refs:RADEON_PP_CNTL (Results 1 - 18 of 18) sorted by relevance

/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/
H A Dr200_blit.c169 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
187 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
207 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
H A Dr200_state_init.c64 {RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"},
503 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 1));
H A Dr200_sanity.c68 { RADEON_PP_CNTL,3,"RADEON_PP_CNTL" },
/external/mesa3d/src/mesa/drivers/dri/r200/
H A Dr200_blit.c169 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
187 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
207 OUT_BATCH_REGVAL(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE |
H A Dr200_state_init.c64 {RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"},
503 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 1));
H A Dr200_sanity.c68 { RADEON_PP_CNTL,3,"RADEON_PP_CNTL" },
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/
H A Dradeon_ioctl.c104 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 0));
115 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 0));
H A Dradeon_blit.c149 OUT_BATCH_REGVAL(RADEON_PP_CNTL, RADEON_TEX_0_ENABLE | RADEON_TEX_BLEND_0_ENABLE);
H A Dradeon_sanity.c64 { RADEON_PP_CNTL,3,"RADEON_PP_CNTL" },
173 { RADEON_PP_CNTL, "RADEON_PP_CNTL" },
H A Dradeon_state_init.c59 {RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"},
385 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 1));
/external/mesa3d/src/mesa/drivers/dri/radeon/
H A Dradeon_ioctl.c104 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 0));
115 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 0));
H A Dradeon_blit.c149 OUT_BATCH_REGVAL(RADEON_PP_CNTL, RADEON_TEX_0_ENABLE | RADEON_TEX_BLEND_0_ENABLE);
H A Dradeon_sanity.c64 { RADEON_PP_CNTL,3,"RADEON_PP_CNTL" },
173 { RADEON_PP_CNTL, "RADEON_PP_CNTL" },
H A Dradeon_state_init.c59 {RADEON_PP_CNTL, 3, "RADEON_PP_CNTL"},
385 OUT_BATCH(CP_PACKET0(RADEON_PP_CNTL, 1));
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/server/
H A Dradeon_reg.h1141 #define RADEON_PP_CNTL 0x1c38 macro
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1141 #define RADEON_PP_CNTL 0x1c38 macro
/external/mesa3d/src/mesa/drivers/dri/r200/server/
H A Dradeon_reg.h1141 #define RADEON_PP_CNTL 0x1c38 macro
/external/mesa3d/src/mesa/drivers/dri/radeon/server/
H A Dradeon_reg.h1141 #define RADEON_PP_CNTL 0x1c38 macro

Completed in 194 milliseconds