/external/llvm/lib/Target/R600/ |
H A D | AMDGPURegisterInfo.cpp | 39 unsigned FIOperandNum, 37 eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/MSP430/ |
H A D | MSP430RegisterInfo.cpp | 105 int SPAdj, unsigned FIOperandNum, 114 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 128 Offset += MI.getOperand(FIOperandNum + 1).getImm(); 137 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); 154 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); 155 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 104 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVPTXRegisterInfo.cpp | 93 int SPAdj, unsigned FIOperandNum, 98 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 102 MI.getOperand(FIOperandNum + 1).getImm(); 105 MI.getOperand(FIOperandNum).ChangeToRegister(NVPTX::VRFrame, false); 106 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 92 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZRegisterInfo.cpp | 58 int SPAdj, unsigned FIOperandNum, 70 int FrameIndex = MI->getOperand(FIOperandNum).getIndex(); 73 MI->getOperand(FIOperandNum + 1).getImm()); 77 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, /*isDef*/ false); 78 MI->getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 87 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); 105 && MI->getOperand(FIOperandNum + 2).getReg() == 0) { 109 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); 110 MI->getOperand(FIOperandNum + 2).ChangeToRegister(ScratchReg, 127 MI->getOperand(FIOperandNum) 57 eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument [all...] |
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonRegisterInfo.cpp | 119 int SPAdj, unsigned FIOperandNum, 126 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 148 MI.getOperand(FIOperandNum).ChangeToRegister(getStackRegister(), false, 150 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(FrameSize+Offset); 187 MI.getOperand(FIOperandNum).ChangeToRegister(dstReg, false, false,true); 188 MI.getOperand(FIOperandNum+1).ChangeToImmediate(0); 215 MI.getOperand(FIOperandNum).ChangeToRegister(resReg, false, false,true); 216 MI.getOperand(FIOperandNum+1).ChangeToImmediate(0); 222 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false); 223 MI.getOperand(FIOperandNum 118 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument [all...] |
/external/llvm/lib/Target/Mips/ |
H A D | MipsRegisterInfo.cpp | 233 unsigned FIOperandNum, RegScavenger *RS) const { 240 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 248 eliminateFI(MI, FIOperandNum, FrameIndex, stackSize, spOffset); 232 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/Sparc/ |
H A D | SparcRegisterInfo.cpp | 99 unsigned FIOperandNum, int Offset, 106 MI.getOperand(FIOperandNum).ChangeToRegister(FramePtr, false); 107 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 128 MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false); 129 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(LO10(Offset)); 146 MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false); 147 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0); 153 int SPAdj, unsigned FIOperandNum, 159 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 164 MI.getOperand(FIOperandNum 95 replaceFI(MachineFunction &MF, MachineBasicBlock::iterator II, MachineInstr &MI, DebugLoc dl, unsigned FIOperandNum, int Offset, unsigned FramePtr) argument 152 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument [all...] |
/external/llvm/lib/CodeGen/ |
H A D | RegisterScavenging.cpp | 421 unsigned FIOperandNum = getFrameIndexOperandNum(II); local 422 TRI->eliminateFrameIndex(II, SPAdj, FIOperandNum, this); 429 FIOperandNum = getFrameIndexOperandNum(II); 430 TRI->eliminateFrameIndex(II, SPAdj, FIOperandNum, this);
|
/external/llvm/lib/Target/X86/ |
H A D | X86RegisterInfo.cpp | 470 int SPAdj, unsigned FIOperandNum, 477 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 493 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false); 508 int64_t Offset = MI.getOperand(FIOperandNum + 1).getImm() + FIOffset; 509 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 513 if (MI.getOperand(FIOperandNum+3).isImm()) { 515 int Imm = (int)(MI.getOperand(FIOperandNum + 3).getImm()); 519 MI.getOperand(FIOperandNum + 3).ChangeToImmediate(Offset); 523 (uint64_t)MI.getOperand(FIOperandNum+3).getOffset(); 524 MI.getOperand(FIOperandNum 469 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument [all...] |
/external/llvm/lib/Target/XCore/ |
H A D | XCoreRegisterInfo.cpp | 261 int SPAdj, unsigned FIOperandNum, 265 MachineOperand &FrameOp = MI.getOperand(FIOperandNum); 292 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false /*isDef*/); 293 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset); 298 Offset += MI.getOperand(FIOperandNum + 1).getImm(); 299 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0); 260 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseRegisterInfo.cpp | 703 int SPAdj, unsigned FIOperandNum, 715 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 740 Done = rewriteARMFrameIndex(MI, FIOperandNum, FrameReg, Offset, TII); 743 Done = rewriteT2FrameIndex(MI, FIOperandNum, FrameReg, Offset, TII); 763 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false, false, false); 775 MI.getOperand(FIOperandNum).ChangeToRegister(ScratchReg, false, false,true); 702 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
|
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCRegisterInfo.cpp | 685 // Return the OffsetOperandNo given the FIOperandNum (and the instruction). 687 unsigned FIOperandNum) { 689 unsigned OffsetOperandNo = (FIOperandNum == 2) ? 1 : 2; 691 OffsetOperandNo = FIOperandNum-1; 698 int SPAdj, unsigned FIOperandNum, 714 unsigned OffsetOperandNo = getOffsetONFromFION(MI, FIOperandNum); 717 int FrameIndex = MI.getOperand(FIOperandNum).getIndex(); 755 MI.getOperand(FIOperandNum).ChangeToRegister( 828 unsigned StackReg = MI.getOperand(FIOperandNum).getReg(); 888 unsigned FIOperandNum 686 getOffsetONFromFION(const MachineInstr &MI, unsigned FIOperandNum) argument 697 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument 965 unsigned FIOperandNum = 0; local [all...] |