| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/InstPrinter/ |
| H A D | AMDGPUInstPrinter.h | 14 const MCRegisterInfo &MRI)
15 : MCInstPrinter(MAI, MII, MRI) {}
13 AMDGPUInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/lib/CodeGen/ |
| H A D | PHIEliminationUtils.cpp | 36 MachineRegisterInfo& MRI = MBB->getParent()->getRegInfo(); local
37 for (MachineInstr &RI : MRI.reg_instructions(SrcReg)) {
|
| H A D | CriticalAntiDepBreaker.h | 36 MachineRegisterInfo &MRI; member in class:llvm::CriticalAntiDepBreaker
|
| H A D | RegAllocBase.h | 62 MachineRegisterInfo *MRI; member in class:llvm::RegAllocBase
69 : TRI(nullptr), MRI(nullptr), VRM(nullptr), LIS(nullptr), Matrix(nullptr) {}
|
| H A D | DeadMachineInstructionElim.cpp | 34 const MachineRegisterInfo *MRI; member in class:__anon25737::DeadMachineInstructionElim
73 if (LivePhysRegs.test(Reg) || MRI->isReserved(Reg))
76 if (!MRI->use_nodbg_empty(Reg))
92 MRI = &MF.getRegInfo();
104 LivePhysRegs = MRI->getReservedRegs();
134 MRI->markUsesInDebugValueAsUndef(Reg);
|
| /external/llvm/lib/Target/MSP430/InstPrinter/ |
| H A D | MSP430InstPrinter.h | 25 const MCRegisterInfo &MRI)
26 : MCInstPrinter(MAI, MII, MRI) {}
24 MSP430InstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/lib/Target/R600/InstPrinter/ |
| H A D | AMDGPUInstPrinter.h | 25 const MCRegisterInfo &MRI)
26 : MCInstPrinter(MAI, MII, MRI) {}
24 AMDGPUInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/lib/Target/SystemZ/InstPrinter/ |
| H A D | SystemZInstPrinter.h | 26 const MCRegisterInfo &MRI)
27 : MCInstPrinter(MAI, MII, MRI) {}
25 SystemZInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/lib/Target/XCore/InstPrinter/ |
| H A D | XCoreInstPrinter.h | 27 const MCRegisterInfo &MRI)
28 : MCInstPrinter(MAI, MII, MRI) {}
26 XCoreInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/mesa3d/src/gallium/drivers/radeon/InstPrinter/ |
| H A D | AMDGPUInstPrinter.h | 14 const MCRegisterInfo &MRI)
15 : MCInstPrinter(MAI, MII, MRI) {}
13 AMDGPUInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/include/llvm/CodeGen/ |
| H A D | MachineSSAUpdater.h | 55 MachineRegisterInfo *MRI; member in class:llvm::MachineSSAUpdater
|
| H A D | LiveRegMatrix.h | 41 MachineRegisterInfo *MRI; member in class:llvm::LiveRegMatrix
|
| /external/llvm/lib/Target/Sparc/InstPrinter/ |
| H A D | SparcInstPrinter.h | 29 const MCRegisterInfo &MRI,
31 : MCInstPrinter(MAI, MII, MRI), STI(sti) {}
27 SparcInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI, const MCSubtargetInfo &sti) argument
|
| /external/llvm/lib/Target/Hexagon/InstPrinter/ |
| H A D | HexagonInstPrinter.h | 27 const MCRegisterInfo &MRI)
28 : MCInstPrinter(MAI, MII, MRI), MII(MII) {}
25 HexagonInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI) argument
|
| /external/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXFrameLowering.cpp | 44 MachineRegisterInfo &MRI = MF.getRegInfo(); local
49 unsigned LocalReg = MRI.createVirtualRegister(&NVPTX::Int64RegsRegClass);
58 unsigned LocalReg = MRI.createVirtualRegister(&NVPTX::Int32RegsRegClass);
|
| /external/llvm/lib/Target/PowerPC/InstPrinter/ |
| H A D | PPCInstPrinter.h | 27 const MCRegisterInfo &MRI, bool isDarwin)
28 : MCInstPrinter(MAI, MII, MRI), IsDarwin(isDarwin) {}
26 PPCInstPrinter(const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI, bool isDarwin) argument
|
| /external/llvm/lib/Target/R600/ |
| H A D | SIMachineFunctionInfo.cpp | 32 static unsigned createLaneVGPR(MachineRegisterInfo &MRI, MachineFunction *MF) { argument
33 unsigned VGPR = MRI.createVirtualRegister(&AMDGPU::VReg_32RegClass);
73 MachineRegisterInfo &MRI, MachineFunction *MF, unsigned NumRegs) {
77 LaneVGPR = createLaneVGPR(MRI, MF);
81 LaneVGPR = createLaneVGPR(MRI, MF);
72 reserveLanes( MachineRegisterInfo &MRI, MachineFunction *MF, unsigned NumRegs) argument
|
| H A D | SIFixSGPRLiveRanges.cpp | 75 MachineRegisterInfo &MRI = MF.getRegInfo(); local
95 const TargetRegisterClass *RC = MRI.getRegClass(Def.getReg());
|
| H A D | SILowerI1Copies.cpp | 72 MachineRegisterInfo &MRI = MF.getRegInfo(); local
112 MRI.getRegClass(MI.getOperand(0).getReg());
114 MRI.getRegClass(MI.getOperand(1).getReg());
145 MRI.setRegClass(Reg, &AMDGPU::VReg_32RegClass);
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.h | 31 MachineRegisterInfo *MRI; member in class:llvm::InstrEmitter
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCTargetDesc.cpp | 57 static MCAsmInfo *createHexagonMCAsmInfo(const MCRegisterInfo &MRI, argument
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsMCCodeEmitter.cpp | 37 const MCRegisterInfo &MRI,
44 const MCRegisterInfo &MRI,
36 createMipsMCCodeEmitterEB(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, const MCSubtargetInfo &STI, MCContext &Ctx) argument
43 createMipsMCCodeEmitterEL(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, const MCSubtargetInfo &STI, MCContext &Ctx) argument
|
| /external/llvm/lib/Target/R600/MCTargetDesc/ |
| H A D | AMDGPUAsmBackend.cpp | 99 const MCRegisterInfo &MRI,
98 createAMDGPUAsmBackend(const Target &T, const MCRegisterInfo &MRI, StringRef TT, StringRef CPU) argument
|
| /external/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcAsmBackend.cpp | 257 const MCRegisterInfo &MRI,
256 createSparcAsmBackend(const Target &T, const MCRegisterInfo &MRI, StringRef TT, StringRef CPU) argument
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| H A D | SIAssignInterpRegs.cpp | 38 void AddLiveIn(MachineFunction * MF, MachineRegisterInfo & MRI,
90 MachineRegisterInfo &MRI = MF.getRegInfo(); local
97 !MRI.use_empty(InterpUse[interp_idx].regs[reg_idx]);
113 unsigned virt_reg = MRI.createVirtualRegister(&AMDGPU::VReg_32RegClass);
114 MRI.replaceRegWith(InterpUse[interp_idx].regs[reg_idx], virt_reg);
115 AddLiveIn(&MF, MRI, new_reg, virt_reg);
123 MachineRegisterInfo & MRI,
127 if (!MRI.isLiveIn(physReg)) {
128 MRI.addLiveIn(physReg, virtReg);
134 MRI
122 AddLiveIn(MachineFunction * MF, MachineRegisterInfo & MRI, unsigned physReg, unsigned virtReg) argument
[all...] |