Searched defs:isReg (Results 1 - 10 of 10) sorted by relevance

/external/llvm/include/llvm/MC/
H A DMachineLocation.h53 bool isReg() const { return IsRegister; } function
H A DMCInst.h56 bool isReg() const { return Kind == kRegister; } function in class:llvm::MCOperand
64 assert(isReg() && "This is not a register operand!");
70 assert(isReg() && "This is not a register operand!");
/external/llvm/lib/Target/Mips/InstPrinter/
H A DMipsInstPrinter.cpp32 static bool isReg(const MCInst &MI, unsigned OpNo) { function
33 assert(MI.getOperand(OpNo).isReg() && "Register operand expected.");
191 if (Op.isReg()) {
276 return (isReg<Mips::ZERO>(MI, 0) && isReg<Mips::ZERO>(MI, 1) &&
278 (isReg<Mips::ZERO>(MI, 1) && printAlias("beqz", MI, 0, 2, OS));
281 return isReg<Mips::ZERO_64>(MI, 1) && printAlias("beqz", MI, 0, 2, OS);
284 return isReg<Mips::ZERO>(MI, 1) && printAlias("bnez", MI, 0, 2, OS);
287 return isReg<Mips::ZERO_64>(MI, 1) && printAlias("bnez", MI, 0, 2, OS);
290 return isReg<Mip
[all...]
/external/llvm/include/llvm/CodeGen/
H A DMachineOperand.h191 return isReg() ? 0 : SubReg_TargetFlags;
194 assert(!isReg() && "Register operands can't have target flags");
199 assert(!isReg() && "Register operands can't have target flags");
226 /// isReg - Tests if this is a MO_Register operand.
227 bool isReg() const { return OpKind == MO_Register; } function in class:llvm::MachineOperand
265 assert(isReg() && "This is not a register operand!");
270 assert(isReg() && "Wrong MachineOperand accessor");
275 assert(isReg() && "Wrong MachineOperand accessor");
280 assert(isReg() && "Wrong MachineOperand accessor");
285 assert(isReg()
[all...]
/external/llvm/utils/TableGen/
H A DCodeGenInstruction.h321 bool isReg() const { return Kind == K_Reg; } function in struct:llvm::CodeGenInstAlias::ResultOperand
326 Record *getRegister() const { assert(isReg()); return R; }
/external/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCCodeEmitter.cpp512 if (MO.isReg()) {
670 if (MCOp1.isImm() && MCOp2.isReg() &&
870 if (!MO.isReg()) {
954 if (!MO.isReg()) {
1113 bool isReg = MO.getReg() != 0; local
1116 if (isReg) {
1122 return Binary | (isAdd << 12) | (isReg << 13);
1171 if (!MO.isReg()) {
1247 if (!MO.isReg()) {
/external/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp252 bool isReg() const { return Kind == CV_Register; } function in class:__anon26012::CountValue
256 assert(isReg() && "Wrong CountValue accessor");
260 assert(isReg() && "Wrong CountValue accessor");
270 if (isReg()) { OS << PrintReg(Contents.R.Reg, TRI, Contents.R.Sub); }
527 if (Op1.isReg()) {
564 if (InitialValue->isReg()) {
591 if (InitialValue->isReg()) {
598 if (EndValue->isReg()) {
624 if (Start->isReg()) {
629 if (End->isReg()) {
[all...]
/external/llvm/lib/Target/SystemZ/AsmParser/
H A DSystemZAsmParser.cpp174 bool isReg() const override {
177 bool isReg(RegisterKind RegKind) const { function in class:__anon26144::SystemZOperand
265 bool isGR32() const { return isReg(GR32Reg); }
266 bool isGRH32() const { return isReg(GRH32Reg); }
268 bool isGR64() const { return isReg(GR64Reg); }
269 bool isGR128() const { return isReg(GR128Reg); }
270 bool isADDR32() const { return isReg(ADDR32Reg); }
271 bool isADDR64() const { return isReg(ADDR64Reg); }
273 bool isFP32() const { return isReg(FP32Reg); }
274 bool isFP64() const { return isReg(FP64Re
[all...]
/external/valgrind/main/VEX/priv/
H A Dguest_x86_toIR.c5562 Bool isReg = epartIsReg(modrm); local
5655 if (isReg) {
5693 ( isReg ? nameMMXReg(eregOfRM(modrm)) : dis_buf ),
6460 Bool isReg; local
6476 isReg = epartIsReg(modrm);
6477 if (isReg) {
6489 ( isReg ? nameIReg(sz, eregOfRM(modrm)) : dis_buf ),
H A Dguest_amd64_toIR.c7045 Bool isReg = epartIsReg(modrm); local
7138 if (isReg) {
7176 ( isReg ? nameMMXReg(eregLO3ofRM(modrm)) : dis_buf ),
8121 Bool isReg; local
8135 isReg = epartIsReg(modrm);
8136 if (isReg) {
8148 ( isReg ? nameIRegE(sz, pfx, modrm) : dis_buf ),
[all...]

Completed in 310 milliseconds