Searched defs:shift_type (Results 1 - 7 of 7) sorted by relevance

/external/vixl/src/a64/
H A Ddisasm-a64.cc1531 const char* shift_type[] = {"lsl", "lsr", "asr", "ror"}; local
1532 AppendToOutput(", %s #%" PRId64, shift_type[instr->ShiftDP()],
H A Dsimulator-a64.cc297 Shift shift_type,
303 switch (shift_type) {
666 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); local
668 int64_t op2 = ShiftOperand(reg_size, reg(reg_size, instr->Rm()), shift_type,
/external/chromium_org/v8/src/arm64/
H A Ddisasm-arm64.cc1540 const char* shift_type[] = {"lsl", "lsr", "asr", "ror"}; local
1541 AppendToOutput(", %s #%" PRId64, shift_type[instr->ShiftDP()],
H A Dsimulator-arm64.cc891 T Simulator::ShiftOperand(T value, Shift shift_type, unsigned amount) { argument
898 switch (shift_type) {
1394 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); local
1398 int64_t op2 = ShiftOperand(xreg(instr->Rm()), shift_type, shift_amount);
1401 int32_t op2 = ShiftOperand(wreg(instr->Rm()), shift_type, shift_amount);
1440 Shift shift_type = static_cast<Shift>(instr->ShiftDP()); local
1444 int64_t op2 = ShiftOperand(xreg(instr->Rm()), shift_type, shift_amount);
1448 int32_t op2 = ShiftOperand(wreg(instr->Rm()), shift_type, shift_amount);
/external/chromium_org/v8/src/arm/
H A Dsimulator-arm.cc2607 int32_t shift_type = instr->Bit(6); local
2609 if (shift_type == 0) { // LSL
/external/lldb/source/Plugins/Instruction/ARM/
H A DEmulateInstructionARM.cpp3177 EmulateInstructionARM::EmulateShiftImm (const uint32_t opcode, const ARMEncoding encoding, ARM_ShifterType shift_type) argument
3179 // assert(shift_type == SRType_ASR
3180 // || shift_type == SRType_LSL
3181 // || shift_type == SRType_LSR
3182 // || shift_type == SRType_ROR
3183 // || shift_type == SRType_RRX);
3198 if (shift_type == SRType_ROR && use_encoding == eEncodingT1)
3208 if (shift_type == SRType_ROR)
3219 if (shift_type == SRType_RRX)
3240 if (shift_type
3267 EmulateShiftReg(const uint32_t opcode, const ARMEncoding encoding, ARM_ShifterType shift_type) argument
[all...]
/external/valgrind/main/VEX/priv/
H A Dguest_arm_toIR.c9064 UInt regD = 99, regN = 99, regM = 99, imm5 = 99, shift_type = 99; local
9075 shift_type = (INSNT1(5,5) << 1) | 0;
9088 shift_type = (INSNA(6,6) << 1) | 0;
9100 dis_buf, &irt_regM_shift, NULL, irt_regM, shift_type, imm5, regM );
9124 UInt regD = 99, regN = 99, shift_type = 99, imm5 = 99, sat_imm = 99; local
9133 shift_type = (INSNT0(5,5) << 1) | 0;
9138 if (shift_type == BITS2(1,0) && imm5 == 0)
9146 shift_type = (INSNA(6,6) << 1) | 0;
9163 irt_regN, shift_type, imm5, regN );
9182 UInt regD = 99, regN = 99, shift_type local
[all...]

Completed in 203 milliseconds