/external/fio/ |
H A D | stat.c | 263 void show_group_stats(struct group_run_stats *rs) argument 269 log_info("\nRun status group %d (all jobs):\n", rs->groupid); 272 const int i2p = is_power_of_2(rs->kb_base); 274 if (!rs->max_run[i]) 277 p1 = num2str(rs->io_kb[i], 6, rs->kb_base, i2p, 8); 278 p2 = num2str(rs->agg[i], 6, rs->kb_base, i2p, rs->unit_base); 279 p3 = num2str(rs 363 show_ddir_status(struct group_run_stats *rs, struct thread_stat *ts, int ddir) argument 500 show_thread_status_normal(struct thread_stat *ts, struct group_run_stats *rs) argument 599 show_ddir_status_terse(struct thread_stat *ts, struct group_run_stats *rs, int ddir) argument 671 add_ddir_status_json(struct thread_stat *ts, struct group_run_stats *rs, int ddir, struct json_object *parent) argument 778 show_thread_status_terse_v2(struct thread_stat *ts, struct group_run_stats *rs) argument 840 show_thread_status_terse_v3_v4(struct thread_stat *ts, struct group_run_stats *rs, int ver) argument 908 show_thread_status_json(struct thread_stat *ts, struct group_run_stats *rs) argument 999 show_thread_status_terse(struct thread_stat *ts, struct group_run_stats *rs) argument 1010 show_thread_status(struct thread_stat *ts, struct group_run_stats *rs) argument 1174 struct group_run_stats *runstats, *rs; local [all...] |
/external/eigen/Eigen/src/Cholesky/ |
H A D | LLT.h | 220 Index rs = n-i-1; local 221 if(rs>0) 223 ColXprSegment x(mat.col(i).tail(rs)); 224 TempVecSegment y(temp.tail(rs)); 249 Index rs = n-j-1; local 250 if(rs) 252 temp.tail(rs) -= (wj/Ljj) * mat.col(j).tail(rs); 254 mat.col(j).tail(rs) = (nLjj/Ljj) * mat.col(j).tail(rs) 274 Index rs = size-k-1; // remaining size local 311 Index rs = size - k - bs; local [all...] |
/external/chromium_org/v8/src/mips/ |
H A D | simulator-mips.cc | 1875 const int32_t rs = get_register(rs_reg); local 1876 const uint32_t rs_u = static_cast<uint32_t>(rs); 1944 *alu_out = rt << rs; 1950 *alu_out = rt_u >> rs; 1959 *alu_out = rt >> rs; 1966 // MIPS spec: If no bits were set in GPR rs, the result written to 1977 *i64hilo = static_cast<int64_t>(rs) * static_cast<int64_t>(rt); 1982 *i64hilo = static_cast<int64_t>(rs) * static_cast<int64_t>(rt); 2008 if (HaveSameSign(rs, rt)) { 2009 if (rs > 2136 const int32_t rs = get_register(rs_reg); local 2680 int32_t rs = get_register(instr->RsValue()); local [all...] |
H A D | macro-assembler-mips.h | 168 #define COND_ARGS Condition cond = al, Register rs = zero_reg, \ 189 Register rs = zero_reg, const Operand& rt = Operand(zero_reg)) { 190 Ret(cond, rs, rt, bd); 195 Register rs, 255 void Movz(Register rd, Register rs, Register rt); 256 void Movn(Register rd, Register rs, Register rt); 257 void Movt(Register rd, Register rs, uint16_t cc = 0); 258 void Movf(Register rd, Register rs, uint16_t cc = 0); 260 void Clz(Register rd, Register rs); 467 uint32_t rs local [all...] |
/external/apache-harmony/logging/src/test/java/org/apache/harmony/logging/tests/java/util/logging/ |
H A D | FileHandlerTest.java | 318 LogRecord[] rs = new LogRecord[10]; 321 rs[i] = new LogRecord(Level.SEVERE, "msg" + i); 322 handler.publish(rs[i]); 327 rs[i] = new LogRecord(Level.SEVERE, "msg" + i); 328 handler.publish(rs[i]); 332 rs[5], rs[6], rs[7] }, handler.getFormatter(), "UTF-8"); 334 rs[8], rs[ [all...] |
/external/clang/test/SemaCXX/ |
H A D | warn-unused-result.cpp | 63 Status &rs = DoSomethingElse(); 64 if (!rs.ok()) return;
|
/external/dexmaker/src/dx/java/com/android/dx/rop/code/ |
H A D | RegisterSpecList.java | 149 RegisterSpec rs; 151 rs = get(i); 153 if (rs.getReg() == reg) { 154 return rs; 170 RegisterSpec rs; 172 rs = get(i); 174 if (rs.getReg() == reg) {
|
/external/dexmaker/src/dx/java/com/android/dx/ssa/ |
H A D | SsaConverter.java | 319 RegisterSpec rs = insn.getResult(); 321 if (rs != null && rs.getReg() - threshold >= 0) { 322 defsites[rs.getReg() - threshold].set(bi); 363 RegisterSpec rs 366 if (rs == null) { 369 ssaBlocks.get(dfBlockIndex).addPhiInsnForReg(rs);
|
/external/fio/os/ |
H A D | os-android.h | 190 static inline void os_random_seed(unsigned long seed, os_random_state_t *rs) argument 192 rs->r[0] = seed & 0xffff; 194 rs->r[1] = seed & 0xffff; 196 rs->r[2] = seed & 0xffff; 197 seed48(rs->r); 200 static inline long os_random_long(os_random_state_t *rs) argument 202 return nrand48(rs->r);
|
/external/libpcap/ |
H A D | pcap-snoop.c | 168 register struct rawstats *rs; local 171 rs = &rawstats; 172 memset(rs, 0, sizeof(*rs)); 173 if (ioctl(p->fd, SIOCRAWSTATS, (char *)rs) < 0) { 193 rs->rs_snoop.ss_ifdrops + rs->rs_snoop.ss_sbdrops + 194 rs->rs_drain.ds_ifdrops + rs->rs_drain.ds_sbdrops;
|
/external/chromium_org/third_party/icu/source/i18n/ |
H A D | brktrans.cpp | 177 UnicodeString *rs = dynamic_cast<UnicodeString *>(&r); local 178 if (rs != NULL) { 179 s = *rs;
|
/external/eigen/Eigen/src/Householder/ |
H A D | BlockHouseholder.h | 31 Index rs = vectors.rows() - i; local 34 triFactor.col(i).head(i).noalias() = -hCoeffs(i) * vectors.block(i, 0, rs, i).adjoint() 35 * vectors.col(i).tail(rs);
|
/external/icu/icu4c/source/i18n/ |
H A D | brktrans.cpp | 177 UnicodeString *rs = dynamic_cast<UnicodeString *>(&r); local 178 if (rs != NULL) { 179 s = *rs;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/svga/ |
H A D | svga_state.c | 258 SVGA3dRenderState *rs; local 263 ret = SVGA3D_BeginSetRenderState( svga->swc, &rs, COUNT ); 270 EMIT_RS(rs, count, SVGA3D_RS_COORDINATETYPE, SVGA3D_COORDINATE_LEFTHANDED ); 271 EMIT_RS(rs, count, SVGA3D_RS_FRONTWINDING, SVGA3D_FRONTWINDING_CW );
|
/external/libunwind/src/x86_64/ |
H A D | Gos-linux.c | 51 tdep_cache_frame (struct dwarf_cursor *dw, struct dwarf_reg_state *rs) argument 54 rs->signal_frame = c->sigcontext_format; 61 tdep_reuse_frame (struct dwarf_cursor *dw, struct dwarf_reg_state *rs) argument 64 c->sigcontext_format = rs->signal_frame;
|
/external/mesa3d/src/gallium/drivers/svga/ |
H A D | svga_state.c | 258 SVGA3dRenderState *rs; local 263 ret = SVGA3D_BeginSetRenderState( svga->swc, &rs, COUNT ); 270 EMIT_RS(rs, count, SVGA3D_RS_COORDINATETYPE, SVGA3D_COORDINATE_LEFTHANDED ); 271 EMIT_RS(rs, count, SVGA3D_RS_FRONTWINDING, SVGA3D_FRONTWINDING_CW );
|
/external/openssl/ssl/ |
H A D | s2_enc.c | 66 EVP_CIPHER_CTX *rs,*ws; local 87 rs= s->enc_read_ctx; 88 EVP_CIPHER_CTX_init(rs); 108 EVP_DecryptInit_ex(rs,c,NULL,&(s->s2->key_material[(client)?0:num]),
|
/external/chromium_org/v8/src/mips64/ |
H A D | simulator-mips64.cc | 1942 const int64_t rs = get_register(rs_reg); local 1943 const uint64_t rs_u = static_cast<uint64_t>(rs); 2033 *alu_out = (int32_t)rt << rs; 2036 *alu_out = rt << rs; 2042 *alu_out = (uint32_t)rt_u >> rs; 2055 *alu_out = rt_u >> rs; 2064 *alu_out = (int32_t)rt >> rs; 2067 *alu_out = rt >> rs; 2074 // MIPS spec: If no bits were set in GPR rs, the result written to 2088 *i64hilo = static_cast<int64_t>((int32_t)rs) * 2262 const int64_t rs = get_register(rs_reg); local 2809 int64_t rs = get_register(instr->RsValue()); local [all...] |
H A D | macro-assembler-mips64.h | 189 #define COND_ARGS Condition cond = al, Register rs = zero_reg, \ 210 Register rs = zero_reg, const Operand& rt = Operand(zero_reg)) { 211 Ret(cond, rs, rt, bd); 216 Register rs, 276 void Movz(Register rd, Register rs, Register rt); 277 void Movn(Register rd, Register rs, Register rt); 278 void Movt(Register rd, Register rs, uint16_t cc = 0); 279 void Movf(Register rd, Register rs, uint16_t cc = 0); 281 void Clz(Register rd, Register rs); 488 uint32_t rs local [all...] |
/external/chromium_org/v8/test/webkit/fast/js/kde/ |
H A D | RegExp.js | 67 var rs = /foo/; variable 68 rs.source = "bar"; 69 shouldBe("rs.source", "'foo'");
|
/external/lldb/tools/lldb-perf/lib/ |
H A D | MemoryGauge.h | 71 SetResidentSize (mach_vm_size_t rs) argument 73 m_resident_size = rs;
|
/external/pcre/dist/ |
H A D | CheckMan | 35 ^\.rs\s*$|
|
/external/qemu/target-mips/ |
H A D | translate.c | 69 OPC_BEQ = (0x04 << 26), /* Unconditional if rs = rt = 0 (B) */ 300 /* Coprocessor 0 (rs field) */ 330 /* Coprocessor 0 (with rs == C0) */ 344 /* Coprocessor 1 (rs field) */ 1258 int rt, int rs, int16_t imm) 1277 gen_load_gpr(t1, rs); 1297 if (rs != 0) { 1298 tcg_gen_addi_tl(cpu_gpr[rt], cpu_gpr[rs], uimm); 1313 gen_load_gpr(t1, rs); 1331 if (rs ! 1257 gen_arith_imm(CPUMIPSState *env, DisasContext *ctx, uint32_t opc, int rt, int rs, int16_t imm) argument 1344 gen_logic_imm(CPUMIPSState *env, uint32_t opc, int rt, int rs, int16_t imm) argument 1386 gen_slt_imm(CPUMIPSState *env, uint32_t opc, int rt, int rs, int16_t imm) argument 1414 gen_shift_imm(CPUMIPSState *env, DisasContext *ctx, uint32_t opc, int rt, int rs, int16_t imm) argument 1553 gen_arith(CPUMIPSState *env, DisasContext *ctx, uint32_t opc, int rd, int rs, int rt) argument 1734 gen_cond_move(CPUMIPSState *env, uint32_t opc, int rd, int rs, int rt) argument 1771 gen_logic(CPUMIPSState *env, uint32_t opc, int rd, int rs, int rt) argument 1831 gen_slt(CPUMIPSState *env, uint32_t opc, int rd, int rs, int rt) argument 1862 gen_shift(CPUMIPSState *env, DisasContext *ctx, uint32_t opc, int rd, int rs, int rt) argument 2009 gen_muldiv(DisasContext *ctx, uint32_t opc, int rs, int rt) argument 2244 gen_mul_vr54xx(DisasContext *ctx, uint32_t opc, int rd, int rs, int rt) argument 2324 gen_cl(DisasContext *ctx, uint32_t opc, int rd, int rs) argument 2362 gen_trap(DisasContext *ctx, uint32_t opc, int rs, int rt, int16_t imm) argument 2475 gen_compute_branch(DisasContext *ctx, uint32_t opc, int rs, int rt, int32_t offset) argument 2711 gen_bitops(DisasContext *ctx, uint32_t opc, int rt, int rs, int lsb, int msb) argument 5883 gen_movci(DisasContext *ctx, int rd, int rs, int cc, int tf) argument 7638 int rs, rt, rd, sa; local [all...] |
/external/libunwind/include/tdep-x86_64/ |
H A D | libunwind_i.h | 203 # define tdep_cache_frame(c,rs) do {} while(0) 204 # define tdep_reuse_frame(c,rs) do {} while(0) 251 struct dwarf_reg_state *rs); 253 struct dwarf_reg_state *rs); 255 struct dwarf_reg_state *rs);
|
/external/valgrind/main/none/tests/arm/ |
H A D | v6media.stdout.exp | 9 mla r0, r1, r2, r3 :: rd 0x00000001 rm 0x00000000, rn 0x00000000 rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 10 mla r0, r1, r2, r3 :: rd 0x00000001 rm 0xffffffff, rn 0x00000000 rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 11 mla r0, r1, r2, r3 :: rd 0x00000001 rm 0x00000000, rn 0xffffffff rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 12 mla r0, r1, r2, r3 :: rd 0x00000002 rm 0xffffffff, rn 0xffffffff rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 13 mla r0, r1, r2, r3 :: rd 0x00000002 rm 0x7fffffff, rn 0x7fffffff rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 14 mla r0, r1, r2, r3 :: rd 0xfffe0002 rm 0x0000ffff, rn 0x0000ffff rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 16 mls r0, r1, r2, r3 :: rd 0x00000001 rm 0x00000000, rn 0x00000000 rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 17 mls r0, r1, r2, r3 :: rd 0x00000001 rm 0xffffffff, rn 0x00000000 rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 18 mls r0, r1, r2, r3 :: rd 0x00000001 rm 0x00000000, rn 0xffffffff rs 0x00000001, carryin 0, cpsr 0x00000000 ge[3:0]=0000 19 mls r0, r1, r2, r3 :: rd 0x00000000 rm 0xffffffff, rn 0xffffffff rs [all...] |