/external/llvm/lib/CodeGen/ |
H A D | LiveRangeEdit.cpp | 148 SlotIndex LiveRangeEdit::rematerializeAt(MachineBasicBlock &MBB, argument 155 TII.reMaterialize(MBB, MI, DestReg, 0, RM.OrigMI, tri);
|
H A D | LiveInterval.cpp | 875 const MachineBasicBlock *MBB = LIS.getMBBFromIndex(VNI->def); 876 assert(MBB && "Phi-def has no defining MBB"); 878 for (MachineBasicBlock::const_pred_iterator PI = MBB->pred_begin(), 879 PE = MBB->pred_end(); PI != PE; ++PI)
|
H A D | IfConversion.cpp | 1111 MachineBasicBlock *MBB, 1117 for (MachineBasicBlock::succ_iterator SI = MBB->succ_begin(), 1118 SE = MBB->succ_end(); 1121 MBB->setSuccWeight(SI, (uint32_t)(NewTrue / Scale)); 1123 MBB->setSuccWeight(SI, (uint32_t)(NewFalse / Scale)); 1125 MBB->setSuccWeight(SI, MBPI->getEdgeWeight(MBB, SI) / Scale); 1110 ScaleWeights(uint64_t NewTrue, uint64_t NewFalse, MachineBasicBlock *MBB, const MachineBasicBlock *TrueBB, const MachineBasicBlock *FalseBB, const MachineBranchProbabilityInfo *MBPI) argument
|
H A D | ScheduleDAGInstrs.cpp | 1105 void ScheduleDAGInstrs::fixupKills(MachineBasicBlock *MBB) { argument 1106 DEBUG(dbgs() << "Fixup kills for BB#" << MBB->getNumber() << '\n'); 1111 startBlockForKills(MBB); 1114 unsigned Count = MBB->size(); 1115 for (MachineBasicBlock::iterator I = MBB->end(), E = MBB->begin();
|
H A D | RegAllocGreedy.cpp | 886 BC.Number = BI.MBB->getNumber(); 1083 unsigned Number = BI.MBB->getNumber(); 1168 unsigned Number = BI.MBB->getNumber(); 1192 DEBUG(dbgs() << "BB#" << BI.MBB->getNumber() << " isolated.\n"); 1689 ArrayRef<SlotIndex> RMS = LIS->getRegMaskSlotsInBlock(BI.MBB->getNumber()); 1740 SpillPlacer->getBlockFrequency(BI.MBB->getNumber()).getFrequency() *
|
H A D | TargetLoweringBase.cpp | 929 MachineBasicBlock *MBB) const { 969 MBB->insert(MachineBasicBlock::iterator(MI), MIB); 974 return MBB;
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64PromoteConstant.cpp | 561 for (auto &MBB : F) { 562 for (auto &MI : MBB) {
|
H A D | AArch64ISelLowering.h | 270 MachineBasicBlock *MBB) const override;
|
H A D | AArch64ISelLowering.cpp | 763 MachineBasicBlock *MBB) const { 777 MachineFunction *MF = MBB->getParent(); 778 const BasicBlock *LLVM_BB = MBB->getBasicBlock(); 780 MachineFunction::iterator It = MBB; 795 EndBB->splice(EndBB->begin(), MBB, std::next(MachineBasicBlock::iterator(MI)), 796 MBB->end()); 797 EndBB->transferSuccessorsAndUpdatePHIs(MBB); 799 BuildMI(MBB, DL, TII->get(AArch64::Bcc)).addImm(CondCode).addMBB(TrueBB); 800 BuildMI(MBB, DL, TII->get(AArch64::B)).addMBB(EndBB); 801 MBB [all...] |
/external/llvm/lib/Target/Mips/ |
H A D | MipsFastISel.cpp | 98 return BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc)); 102 return BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc),
|
H A D | MipsISelLowering.h | 252 MachineBasicBlock *MBB) const override;
|
/external/llvm/include/llvm/CodeGen/ |
H A D | FastISel.h | 342 void FastEmitBranch(MachineBasicBlock *MBB, DebugLoc DL); 407 /// result in multiple MBB's for one BB. As such, the start of the BB might 408 /// correspond to a different MBB than the end.
|
H A D | MachineFrameInfo.h | 565 /// entry to the MBB. 573 BitVector getPristineRegs(const MachineBasicBlock *MBB) const;
|
H A D | SelectionDAGNodes.h | 1550 MachineBasicBlock *MBB; member in class:BasicBlockSDNode 1556 : SDNode(ISD::BasicBlock, 0, DebugLoc(), getSDVTList(MVT::Other)), MBB(mbb) 1560 MachineBasicBlock *getBasicBlock() const { return MBB; }
|
/external/llvm/lib/Target/Sparc/ |
H A D | SparcISelLowering.h | 71 MachineBasicBlock *MBB) const override;
|
H A D | SparcISelLowering.cpp | 2961 MachineBasicBlock *MBB, 2965 MachineRegisterInfo &MRI = MBB->getParent()->getRegInfo(); 2994 BuildMI(*MBB, MI, DL, TII.get(is64Bit ? SP::LDXri : SP::LDri), Val0Reg) 2997 // Split the basic block MBB before MI and insert the loop block in the hole. 2998 MachineFunction::iterator MFI = MBB; 2999 const BasicBlock *LLVM_BB = MBB->getBasicBlock(); 3000 MachineFunction *MF = MBB->getParent(); 3008 DoneMBB->splice(DoneMBB->begin(), MBB, MI, MBB->end()); 3009 DoneMBB->transferSuccessorsAndUpdatePHIs(MBB); 2960 expandAtomicRMW(MachineInstr *MI, MachineBasicBlock *MBB, unsigned Opcode, unsigned CondCode) const argument [all...] |
/external/llvm/lib/Target/XCore/ |
H A D | XCoreISelLowering.h | 121 MachineBasicBlock *MBB) const override;
|
/external/llvm/lib/Target/ARM/ |
H A D | ARMAsmPrinter.cpp | 860 const MachineBasicBlock *MBB = cast<ARMConstantPoolMBB>(ACPV)->getMBB(); local 861 MCSym = MBB->getSymbol(); 922 MachineBasicBlock *MBB = JTBBs[i]; local 931 const MCExpr *Expr = MCSymbolRefExpr::Create(MBB->getSymbol(), OutContext); 974 MachineBasicBlock *MBB = JTBBs[i]; local 975 const MCExpr *MBBSymbolExpr = MCSymbolRefExpr::Create(MBB->getSymbol(),
|
H A D | ARMCodeEmitter.cpp | 390 for (MachineFunction::iterator MBB = MF.begin(), E = MF.end(); 391 MBB != E; ++MBB) { 392 MCE.StartMachineBasicBlock(MBB); 393 for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end();
|
H A D | ARMISelLowering.cpp | 6295 SetupEntryBlockForSjLj(MachineInstr *MI, MachineBasicBlock *MBB, argument 6299 MachineFunction *MF = MBB->getParent(); 6327 // Load the address of the dispatch MBB into the jump buffer. 6335 AddDefaultPred(BuildMI(*MBB, MI, dl, TII->get(ARM::t2LDRpci), NewVReg1) 6341 AddDefaultPred(BuildMI(*MBB, MI, dl, TII->get(ARM::t2ORRri), NewVReg2) 6345 BuildMI(*MBB, MI, dl, TII->get(ARM::tPICADD), NewVReg3) 6348 AddDefaultPred(BuildMI(*MBB, MI, dl, TII->get(ARM::t2STRi12)) 6362 AddDefaultPred(BuildMI(*MBB, MI, dl, TII->get(ARM::tLDRpci), NewVReg1) 6366 BuildMI(*MBB, MI, dl, TII->get(ARM::tPICADD), NewVReg2) 6371 AddDefaultPred(BuildMI(*MBB, M 6815 OtherSucc(MachineBasicBlock *MBB, MachineBasicBlock *Succ) argument [all...] |
/external/llvm/lib/CodeGen/AsmPrinter/ |
H A D | EHStreamer.cpp | 212 for (const auto &MBB : *Asm->MF) { 213 for (const auto &MI : MBB) {
|
/external/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 1753 const MachineBasicBlock *MBB, 1755 assert(MBB->getParent()->getTarget().getRelocationModel() == Reloc::PIC_ && 1759 return MCSymbolRefExpr::Create(MBB->getSymbol(), 16888 static MachineBasicBlock *EmitXBegin(MachineInstr *MI, MachineBasicBlock *MBB, 16892 const BasicBlock *BB = MBB->getBasicBlock(); 16893 MachineFunction::iterator I = MBB; 16907 MachineBasicBlock *thisMBB = MBB; 16908 MachineFunction *MF = MBB->getParent(); 16915 sinkMBB->splice(sinkMBB->begin(), MBB, 16916 std::next(MachineBasicBlock::iterator(MI)), MBB 1752 LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid,MCContext &Ctx) const argument [all...] |
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 6447 MachineBasicBlock *MBB) const { 6451 MachineFunction *MF = MBB->getParent(); 6454 const BasicBlock *BB = MBB->getBasicBlock(); 6455 MachineFunction::iterator I = MBB; 6487 MachineBasicBlock *thisMBB = MBB; 6496 sinkMBB->splice(sinkMBB->begin(), MBB, 6497 std::next(MachineBasicBlock::iterator(MI)), MBB->end()); 6498 sinkMBB->transferSuccessorsAndUpdatePHIs(MBB); 6595 MachineBasicBlock *MBB) const { 6599 MachineFunction *MF = MBB [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 1557 MachineBasicBlock *BrMBB = FuncInfo.MBB; 1629 // Okay, we decided not to do this, remove any inserted MBB's and clear 1695 // Set NextBlock to be the MBB immediately after the current one, if any. 1723 /// visitJumpTable - Emit JumpTable node in the current MBB 1773 // Set NextBlock to be the MBB immediately after the current one, if any. 1785 if (JT.MBB != NextBlock) 1787 DAG.getBasicBlock(JT.MBB)); 1834 // branch to failure MBB. 1838 // Otherwise branch to success MBB. 1904 // Set NextBlock to be the MBB immediatel [all...] |
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 762 MachineBasicBlock *MBB = JTBBs[i]; local 763 MBB->setHasAddressTaken(); 766 BlockAddress::get(const_cast<BasicBlock *>(MBB->getBasicBlock()));
|