| /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/arm64/ |
| H A D | ComplexToRealFixup.S | 85 #define dW0i v15.2s define
172 ld1 {dW0i},[pTwiddleTmp],step1
191 // VZIP dW0r,dW0i
195 zip1 dZip, dW0r, dW0i
196 zip2 dW0i, dW0r, dW0i
207 fmls qT2,dW0i,dT3
208 fmla qT3,dW0i,dT2
|
| H A D | armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_s.S | 88 #define dW0i v5.2s define
188 ld1 {dW0i},[pTwiddleTmp],step1
211 // VZIP dW0r,dW0i
215 zip1 dZip,dW0r,dW0i
216 zip2 dW0i,dW0r,dW0i
227 fmla dX0r,dW0i,dT3
228 fmls dX0i,dW0i,dT2
|
| /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/ |
| H A D | armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_unsafe_s.S | 98 #define dW0i D5.F32 define
206 VLD1 dW0i,[pTwiddleTmp],step1
229 VZIP dW0r,dW0i
240 VMLA dX0r,dW0i,dT3
241 VMLS dX0i,dW0i,dT2
|
| H A D | armSP_FFTInv_CCSToR_S32_preTwiddleRadix2_unsafe_s.S | 105 #define dW0i D5.S32 define
210 VLD1 dW0i,[pTwiddleTmp],step1
227 VZIP dW0r,dW0i
236 VMLAL qT2,dW0i,dT3
238 VMLSL qT3,dW0i,dT2
|
| H A D | omxSP_FFTFwd_RToCCS_F32_Sfs_s.S | 109 #define dW0i d15.f32 define
315 VLD1 dW0i,[pTwiddleTmp],step1
334 VZIP dW0r,dW0i
345 VMLS qT2,dW0i,dT3
346 VMLA qT3,dW0i,dT2
|
| H A D | omxSP_FFTFwd_RToCCS_S32_Sfs_s.S | 123 #define dW0i d15.s32 define
456 VLD1 dW0i,[pTwiddleTmp],step1
476 vzip dW0r,dW0i
485 VMLSL qT2,dW0i,dT3
487 VMLAL qT3,dW0i,dT2
|
| H A D | armSP_FFTInv_CCSToR_S16_preTwiddleRadix2_unsafe_s.S | 86 #define dW0i D5.S16 define
196 VLD1 dW0i,[pTwiddleTmp],step2
207 VTRN dW0r,dW0i
215 VMLAL qT2,dW0i,dT3
217 VMLSL qT3,dW0i,dT2
330 VTRN dW0r,dW0i
337 VMLAL qT2,dW0i,dT3
339 VMLSL qT3,dW0i,dT2
|
| H A D | omxSP_FFTFwd_RToCCS_S16_Sfs_s.S | 112 #define dW0i d15.s16 define
470 VLD1 dW0i,[pTwiddleTmp],step2
477 VTRN dW0r,dW0i
492 VQDMULH d19s16,dW0i,dT3
494 VQDMULH d21s16,dW0i,dT2
582 VTRN dW0r,dW0i
590 VMLSL qT2,dW0i,dT3
592 VMLAL qT3,dW0i,dT2
|
| H A D | omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 107 #define dW0i D5.F32 define
|
| H A D | omxSP_FFTInv_CCSToR_S32_Sfs_s.S | 124 #define dW0i D5.S32 define
|
| H A D | omxSP_FFTInv_CCSToR_S16_Sfs_s.S | 97 #define dW0i D5.S32 define
|