| /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/arm64/ |
| H A D | ComplexToRealFixup.S | 83 #define dW0r v14.2s define
162 ld1 {dW0r},[argTwiddle],step1
191 // VZIP dW0r,dW0i
195 zip1 dZip, dW0r, dW0i
196 zip2 dW0i, dW0r, dW0i
201 fmul qT2,dW0r,dT2
202 fmul qT3,dW0r,dT3
|
| H A D | armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_s.S | 86 #define dW0r v4.2s define
180 ld1 {dW0r},[argTwiddle1],step1
211 // VZIP dW0r,dW0i
215 zip1 dZip,dW0r,dW0i
216 zip2 dW0i,dW0r,dW0i
221 fmul dX0r,dW0r,dT2
222 fmul dX0i,dW0r,dT3
|
| /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/ |
| H A D | armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_unsafe_s.S | 97 #define dW0r D4.F32 define
198 VLD1 dW0r,[argTwiddle1],step1
229 VZIP dW0r,dW0i
234 VMUL dX0r,dW0r,dT2
235 VMUL dX0i,dW0r,dT3
|
| H A D | armSP_FFTInv_CCSToR_S32_preTwiddleRadix2_unsafe_s.S | 104 #define dW0r D4.S32 define
202 VLD1 dW0r,[argTwiddle1],step1
227 VZIP dW0r,dW0i
235 VMULL qT2,dW0r,dT2
237 VMULL qT3,dW0r,dT3
|
| H A D | omxSP_FFTFwd_RToCCS_F32_Sfs_s.S | 108 #define dW0r d14.f32 define
305 VLD1 dW0r,[argTwiddle],step1
334 VZIP dW0r,dW0i
339 VMUL qT2,dW0r,dT2
340 VMUL qT3,dW0r,dT3
|
| H A D | omxSP_FFTFwd_RToCCS_S32_Sfs_s.S | 122 #define dW0r d14.s32 define
446 VLD1 dW0r,[argTwiddle],step1
476 vzip dW0r,dW0i
484 VMULL qT2,dW0r,dT2
486 VMULL qT3,dW0r,dT3
|
| H A D | armSP_FFTInv_CCSToR_S16_preTwiddleRadix2_unsafe_s.S | 85 #define dW0r D4.S16 define
189 VLD1 dW0r,[argTwiddle1],step1
207 VTRN dW0r,dW0i
214 VMULL qT2,dW0r,dT2
216 VMULL qT3,dW0r,dT3
330 VTRN dW0r,dW0i
336 VMULL qT2,dW0r,dT2
338 VMULL qT3,dW0r,dT3
|
| H A D | omxSP_FFTFwd_RToCCS_S16_Sfs_s.S | 111 #define dW0r d14.s16 define
462 VLD1 dW0r,[argTwiddle],step1
477 VTRN dW0r,dW0i
491 VQDMULH d18s16,dW0r,dT2
493 VQDMULH d20s16,dW0r,dT3
582 VTRN dW0r,dW0i
589 VMULL qT2,dW0r,dT2
591 VMULL qT3,dW0r,dT3
|
| H A D | omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 106 #define dW0r D4.F32 define
|
| H A D | omxSP_FFTInv_CCSToR_S32_Sfs_s.S | 123 #define dW0r D4.S32 define
|
| H A D | omxSP_FFTInv_CCSToR_S16_Sfs_s.S | 96 #define dW0r D4.S32 define
|