Searched refs:CC_GE (Results 1 - 16 of 16) sorted by relevance
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir.cpp | 470 case CC_GE: return reg.data.f32 >= fval;
|
H A D | nv50_ir.h | 179 CC_GE = 6, enumerator in enum:nv50_ir::CondCode
|
H A D | nv50_ir_lowering_nv50.cpp | 436 bld.mkCmp(OP_SET, CC_GE, TYPE_U32, (s = bld.getSSA()), m, b);
|
H A D | nv50_ir_emit_nv50.cpp | 214 case CC_GE: enc = 0x6; break;
|
H A D | nv50_ir_from_sm4.cpp | 252 case SM4_OPCODE_UGE: return CC_GE;
|
H A D | nv50_ir_from_tgsi.cpp | 429 return CC_GE;
|
H A D | nv50_ir_peephole.cpp | 775 case CC_GE: cc = CC_TR; break;
|
/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
H A D | nv50_ir.cpp | 470 case CC_GE: return reg.data.f32 >= fval;
|
H A D | nv50_ir.h | 179 CC_GE = 6, enumerator in enum:nv50_ir::CondCode
|
H A D | nv50_ir_lowering_nv50.cpp | 436 bld.mkCmp(OP_SET, CC_GE, TYPE_U32, (s = bld.getSSA()), m, b);
|
H A D | nv50_ir_emit_nv50.cpp | 214 case CC_GE: enc = 0x6; break;
|
H A D | nv50_ir_from_sm4.cpp | 252 case SM4_OPCODE_UGE: return CC_GE;
|
H A D | nv50_ir_from_tgsi.cpp | 429 return CC_GE;
|
H A D | nv50_ir_peephole.cpp | 775 case CC_GE: cc = CC_TR; break;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/ |
H A D | nv50_ir_emit_nvc0.cpp | 205 case CC_GE: val = 0x6; break;
|
/external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
H A D | nv50_ir_emit_nvc0.cpp | 205 case CC_GE: val = 0x6; break;
|
Completed in 436 milliseconds