/external/qemu/target-arm/ |
H A D | cpu-qom.h | 10 CPUARMState env; 13 static inline ARMCPU *arm_env_get_cpu(CPUARMState *env)
|
H A D | qom-cpu.h | 10 CPUARMState env; 13 static inline ARMCPU *arm_env_get_cpu(CPUARMState *env)
|
H A D | op_helper.c | 27 static void raise_exception(CPUARMState *env, int tt) 34 uint32_t HELPER(neon_tbl)(CPUARMState *env, uint32_t ireg, uint32_t def, 78 void tlb_fill(CPUARMState *env, target_ulong addr, int is_write, int mmu_idx, 93 void HELPER(set_cp)(CPUARMState *env, uint32_t insn, uint32_t val) 105 uint32_t HELPER(get_cp)(CPUARMState *env, uint32_t insn) 120 void HELPER(set_cp)(CPUARMState *env, uint32_t insn, uint32_t val) 127 uint32_t HELPER(get_cp)(CPUARMState *env, uint32_t insn) 136 uint32_t HELPER(add_setq)(CPUARMState *env, uint32_t a, uint32_t b) 144 uint32_t HELPER(add_saturate)(CPUARMState *env, uint32_t a, uint32_t b) 154 uint32_t HELPER(sub_saturate)(CPUARMState *en [all...] |
H A D | cpu.h | 36 #define CPUOldState struct CPUARMState 38 #define CPUArchState struct CPUARMState 111 typedef struct CPUARMState { struct 271 } CPUARMState; typedef in typeref:struct:CPUARMState 275 CPUARMState *cpu_arm_init(const char *cpu_model); 277 int cpu_arm_exec(CPUARMState *s); 278 void cpu_arm_close(CPUARMState *s); 279 void do_interrupt(CPUARMState *); 280 void switch_mode(CPUARMState *, int); 281 uint32_t do_arm_semihosting(CPUARMState *en [all...] |
H A D | iwmmxt_helper.c | 166 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, b)))(CPUARMState *env, \ 181 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, w)))(CPUARMState *env, \ 194 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, l)))(CPUARMState *env, \ 204 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, ub)))(CPUARMState *env, \ 217 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, uw)))(CPUARMState *env, \ 227 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, ul)))(CPUARMState *env, \ 234 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, sb)))(CPUARMState *env, \ 247 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, sw)))(CPUARMState *env, \ 257 uint64_t HELPER(glue(iwmmxt_unpack, glue(S, sl)))(CPUARMState *env, \ 268 uint64_t HELPER(glue(iwmmxt_, glue(SUFF, b)))(CPUARMState *en [all...] |
H A D | helper.c | 50 static inline void set_feature(CPUARMState *env, int feature) 55 static void cpu_reset_model_id(CPUARMState *env, uint32_t id) 298 CPUARMState *env = cpu->env_ptr; 307 memset(env, 0, offsetof(CPUARMState, breakpoints)); 363 static int vfp_gdb_get_reg(CPUARMState *env, uint8_t *buf, int reg) 390 static int vfp_gdb_set_reg(CPUARMState *env, uint8_t *buf, int reg) 415 CPUARMState *cpu_arm_init(const char *cpu_model) 418 CPUARMState *env; 515 void cpu_arm_close(CPUARMState *env) 520 uint32_t cpsr_read(CPUARMState *en [all...] |
H A D | neon_helper.c | 117 uint32_t HELPER(glue(neon_,name))(CPUARMState *env, uint32_t arg1, uint32_t arg2) \ 175 uint32_t HELPER(neon_qadd_u32)(CPUARMState *env, uint32_t a, uint32_t b) 185 uint64_t HELPER(neon_qadd_u64)(CPUARMState *env, uint64_t src1, uint64_t src2) 217 uint32_t HELPER(neon_qadd_s32)(CPUARMState *env, uint32_t a, uint32_t b) 227 uint64_t HELPER(neon_qadd_s64)(CPUARMState *env, uint64_t src1, uint64_t src2) 255 uint32_t HELPER(neon_qsub_u32)(CPUARMState *env, uint32_t a, uint32_t b) 265 uint64_t HELPER(neon_qsub_u64)(CPUARMState *env, uint64_t src1, uint64_t src2) 298 uint32_t HELPER(neon_qsub_s32)(CPUARMState *env, uint32_t a, uint32_t b) 308 uint64_t HELPER(neon_qsub_s64)(CPUARMState *env, uint64_t src1, uint64_t src2) 664 uint64_t HELPER(neon_qshl_u64)(CPUARMState *en [all...] |
H A D | arm-semi.c | 111 static inline uint32_t set_swi_errno(CPUARMState *env, uint32_t code) 127 CPUARMState *env = cpu->env_ptr; 160 CPUARMState *env = cpu->env_ptr; 181 uint32_t do_arm_semihosting(CPUARMState *env) 192 CPUARMState *ts = env;
|
H A D | machine.c | 8 CPUARMState *env = (CPUARMState *)opaque; 121 CPUARMState *env = (CPUARMState *)opaque;
|
H A D | translate.c | 116 offsetof(CPUARMState, regs[i]), 120 offsetof(CPUARMState, exclusive_addr), "exclusive_addr"); 122 offsetof(CPUARMState, exclusive_val), "exclusive_val"); 124 offsetof(CPUARMState, exclusive_high), "exclusive_high"); 127 offsetof(CPUARMState, exclusive_test), "exclusive_test"); 129 offsetof(CPUARMState, exclusive_info), "exclusive_info"); 140 #define load_cpu_field(name) load_cpu_offset(offsetof(CPUARMState, name)) 149 store_cpu_offset(var, offsetof(CPUARMState, name)) 370 #define gen_set_CF(var) tcg_gen_st_i32(var, cpu_env, offsetof(CPUARMState, CF)) 384 tcg_gen_st_i32(var, cpu_env, offsetof(CPUARMState, N [all...] |
/external/qemu/include/hw/arm/ |
H A D | arm.h | 43 void arm_load_kernel(CPUARMState *env, struct arm_boot_info *info);
|
/external/qemu/hw/android/ |
H A D | android_arm.c | 56 CPUARMState *env;
|
/external/qemu/hw/arm/ |
H A D | boot.c | 47 CPUARMState *env = opaque; 187 void arm_load_kernel(CPUARMState *env, struct arm_boot_info *info)
|