Searched refs:OP_PRECONT (Results 1 - 18 of 18) sorted by relevance

/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/
H A Dnv50_ir_target_nv50.cpp126 OP_DISCARD, OP_CONT, OP_BREAK, OP_PRECONT, OP_PREBREAK, OP_PRERET,
H A Dnv50_ir.h98 OP_PRECONT, enumerator in enum:nv50_ir::operation
H A Dnv50_ir_from_sm4.cpp402 case SM4_OPCODE_LOOP: return OP_PRECONT;
2044 mkFlow(OP_PRECONT, loopHeader, CC_ALWAYS, NULL);
H A Dnv50_ir_lowering_nv50.cpp1074 case OP_PRECONT:
H A Dnv50_ir_emit_nv50.cpp1710 case OP_PRECONT:
H A Dnv50_ir_from_tgsi.cpp2133 mkFlow(OP_PRECONT, lbgnBB, CC_ALWAYS, NULL);
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/
H A Dnv50_ir_target_nvc0.cpp275 OP_DISCARD, OP_CONT, OP_BREAK, OP_PRECONT, OP_PREBREAK, OP_PRERET,
H A Dnv50_ir_emit_nvc0.cpp1150 case OP_PRECONT: code[1] = 0x70000000; mask = 2; break;
1709 case OP_PRECONT:
H A Dnv50_ir_lowering_nvc0.cpp505 if (bb->cfg.incidentCount() != 2 || bb->getEntry()->op != OP_PRECONT)
/external/mesa3d/src/gallium/drivers/nv50/codegen/
H A Dnv50_ir_target_nv50.cpp126 OP_DISCARD, OP_CONT, OP_BREAK, OP_PRECONT, OP_PREBREAK, OP_PRERET,
H A Dnv50_ir.h98 OP_PRECONT, enumerator in enum:nv50_ir::operation
H A Dnv50_ir_from_sm4.cpp402 case SM4_OPCODE_LOOP: return OP_PRECONT;
2044 mkFlow(OP_PRECONT, loopHeader, CC_ALWAYS, NULL);
H A Dnv50_ir_lowering_nv50.cpp1074 case OP_PRECONT:
H A Dnv50_ir_emit_nv50.cpp1710 case OP_PRECONT:
H A Dnv50_ir_from_tgsi.cpp2133 mkFlow(OP_PRECONT, lbgnBB, CC_ALWAYS, NULL);
/external/mesa3d/src/gallium/drivers/nvc0/codegen/
H A Dnv50_ir_target_nvc0.cpp275 OP_DISCARD, OP_CONT, OP_BREAK, OP_PRECONT, OP_PREBREAK, OP_PRERET,
H A Dnv50_ir_emit_nvc0.cpp1150 case OP_PRECONT: code[1] = 0x70000000; mask = 2; break;
1709 case OP_PRECONT:
H A Dnv50_ir_lowering_nvc0.cpp505 if (bb->cfg.incidentCount() != 2 || bb->getEntry()->op != OP_PRECONT)

Completed in 607 milliseconds