| /external/chromium_org/third_party/angle/src/compiler/preprocessor/ |
| H A D | Token.h | 38 OP_XOR, enumerator in enum:pp::Token::Type
|
| H A D | Tokenizer.l | 172 return pp::Token::OP_XOR;
|
| H A D | Tokenizer.cpp | 1036 return pp::Token::OP_XOR;
|
| /external/chromium_org/third_party/angle/tests/preprocessor_tests/ |
| H A D | operator_test.cpp | 64 {"^^", pp::Token::OP_XOR},
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/ |
| H A D | nv50_ir_target_nvc0.cpp | 231 { OP_XOR, 0x0, 0x0, 0x3, 0x0, 0x2, 0x2 | 0x8 },
482 case OP_XOR:
617 case OP_XOR:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 913 bld.mkOp2(OP_XOR, TYPE_U32, face, face, bld.mkImm(0xbf800000));
|
| H A D | nv50_ir_emit_nvc0.cpp | 1636 case OP_XOR:
|
| /external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
| H A D | nv50_ir_target_nvc0.cpp | 231 { OP_XOR, 0x0, 0x0, 0x3, 0x0, 0x2, 0x2 | 0x8 },
482 case OP_XOR:
617 case OP_XOR:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 913 bld.mkOp2(OP_XOR, TYPE_U32, face, face, bld.mkImm(0xbf800000));
|
| H A D | nv50_ir_emit_nvc0.cpp | 1636 case OP_XOR:
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
| H A D | nv50_ir_target_nv50.cpp | 96 { OP_XOR, 0x0, 0x0, 0x3, 0x0, 0x0, 0x0, 0x0, 0x2 },
417 case OP_XOR:
|
| H A D | nv50_ir_emit_nv50.cpp | 1282 case OP_XOR: code[0] |= 0x8000; break;
1295 case OP_XOR: code[1] = 0x04008000; break;
1591 case OP_XOR:
|
| H A D | nv50_ir_lowering_nv50.cpp | 447 bld.mkOp2(OP_XOR, TYPE_U32, NULL, div->getSrc(0), div->getSrc(1))
909 bld.mkOp2(OP_XOR, TYPE_U32, def, def, bld.mkImm(0xbf800000));
|
| H A D | nv50_ir_peephole.cpp | 472 case OP_XOR:
1138 logop->op == OP_XOR ? OP_SET_XOR : OP_SET_OR);
1236 case OP_XOR:
|
| H A D | nv50_ir.h | 64 OP_XOR, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_from_sm4.cpp | 440 case SM4_OPCODE_XOR: return OP_XOR;
467 case SM4_OPCODE_ATOMIC_XOR: return OP_XOR;
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| H A D | nv50_ir_target_nv50.cpp | 96 { OP_XOR, 0x0, 0x0, 0x3, 0x0, 0x0, 0x0, 0x0, 0x2 },
417 case OP_XOR:
|
| H A D | nv50_ir_emit_nv50.cpp | 1282 case OP_XOR: code[0] |= 0x8000; break;
1295 case OP_XOR: code[1] = 0x04008000; break;
1591 case OP_XOR:
|
| H A D | nv50_ir_lowering_nv50.cpp | 447 bld.mkOp2(OP_XOR, TYPE_U32, NULL, div->getSrc(0), div->getSrc(1))
909 bld.mkOp2(OP_XOR, TYPE_U32, def, def, bld.mkImm(0xbf800000));
|
| H A D | nv50_ir_peephole.cpp | 472 case OP_XOR:
1138 logop->op == OP_XOR ? OP_SET_XOR : OP_SET_OR);
1236 case OP_XOR:
|
| H A D | nv50_ir.h | 64 OP_XOR, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_from_sm4.cpp | 440 case SM4_OPCODE_XOR: return OP_XOR;
467 case SM4_OPCODE_ATOMIC_XOR: return OP_XOR;
|