Searched refs:Pred1 (Results 1 - 21 of 21) sorted by relevance

/external/llvm/lib/Transforms/Utils/
H A DBasicBlockUtils.cpp744 BasicBlock *Pred1 = nullptr; local
750 Pred1 = SomePHI->getIncomingBlock(0);
756 Pred1 = *PI++;
766 BranchInst *Pred1Br = dyn_cast<BranchInst>(Pred1->getTerminator());
781 std::swap(Pred1, Pred2);
796 IfTrue = Pred1;
801 IfFalse = Pred1;
814 BasicBlock *CommonPred = Pred1->getSinglePredecessor();
823 if (BI->getSuccessor(0) == Pred1) {
824 IfTrue = Pred1;
[all...]
H A DSimplifyCFG.cpp1143 BasicBlock *Pred1 = *PI++;
1146 BasicBlock *BB2 = (Pred0 == BB1) ? Pred1 : Pred0;
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
H A DR600InstrInfo.h97 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DAMDGPUInstrInfo.cpp214 AMDGPUInstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
H A DAMDGPUInstrInfo.h117 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DR600InstrInfo.cpp447 R600InstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
/external/mesa3d/src/gallium/drivers/radeon/
H A DR600InstrInfo.h97 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DAMDGPUInstrInfo.cpp214 AMDGPUInstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
H A DAMDGPUInstrInfo.h117 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DR600InstrInfo.cpp447 R600InstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
/external/llvm/lib/Target/R600/
H A DAMDGPUInstrInfo.h132 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DAMDGPUInstrInfo.cpp245 AMDGPUInstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
H A DR600InstrInfo.h192 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DR600InstrInfo.cpp1007 R600InstrInfo::SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
/external/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.h142 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DHexagonInstrInfo.cpp1054 SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
/external/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h207 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DPPCInstrInfo.cpp1199 const SmallVectorImpl<MachineOperand> &Pred1,
1201 assert(Pred1.size() == 2 && "Invalid PPC first predicate");
1204 if (Pred1[1].getReg() == PPC::CTR8 || Pred1[1].getReg() == PPC::CTR)
1210 if (Pred1[1].getReg() != Pred2[1].getReg())
1213 PPC::Predicate P1 = (PPC::Predicate) Pred1[0].getImm();
1198 SubsumesPredicate( const SmallVectorImpl<MachineOperand> &Pred1, const SmallVectorImpl<MachineOperand> &Pred2) const argument
/external/llvm/include/llvm/Target/
H A DTargetInstrInfo.h714 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
/external/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.h86 bool SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1,
H A DARMBaseInstrInfo.cpp480 SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, argument
482 if (Pred1.size() > 2 || Pred2.size() > 2)
485 ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm();

Completed in 2618 milliseconds