Searched refs:RegNo (Results 1 - 25 of 81) sorted by relevance

1234

/external/llvm/include/llvm/CodeGen/
H A DMachineRegisterInfo.h76 MachineOperand *&getRegUseDefListHead(unsigned RegNo) { argument
77 if (TargetRegisterInfo::isVirtualRegister(RegNo))
78 return VRegInfo[RegNo].second;
79 return PhysRegUseDefLists[RegNo];
82 MachineOperand *getRegUseDefListHead(unsigned RegNo) const {
83 if (TargetRegisterInfo::isVirtualRegister(RegNo))
84 return VRegInfo[RegNo].second;
85 return PhysRegUseDefLists[RegNo];
223 reg_iterator reg_begin(unsigned RegNo) const {
224 return reg_iterator(getRegUseDefListHead(RegNo));
[all...]
H A DStackMaps.h100 unsigned short RegNo; member in struct:llvm::StackMaps::LiveOutReg
103 LiveOutReg() : Reg(0), RegNo(0), Size(0) {}
104 LiveOutReg(unsigned short Reg, unsigned short RegNo, unsigned short Size) argument
105 : Reg(Reg), RegNo(RegNo), Size(Size) {}
110 bool operator< (const LiveOutReg &LO) const { return RegNo < LO.RegNo; }
/external/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp111 unsigned RegNo,
116 unsigned RegNo,
121 unsigned RegNo,
131 unsigned RegNo,
136 unsigned RegNo,
141 unsigned RegNo,
146 unsigned RegNo,
151 unsigned RegNo,
156 unsigned RegNo,
160 static DecodeStatus DecodeFGRCCRegisterClass(MCInst &Inst, unsigned RegNo,
391 getReg(const void *D, unsigned RC, unsigned RegNo) argument
843 DecodeCPU16RegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
852 DecodeGPR64RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
865 DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
876 DecodePtrRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
886 DecodeDSPRRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
893 DecodeFGR64RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
905 DecodeFGR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
917 DecodeFGRH32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
929 DecodeCCRRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
940 DecodeFCCRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
951 DecodeFGRCCRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1109 DecodeHWRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1120 DecodeAFGR64RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1133 DecodeACC64DSPRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1145 DecodeHI32DSPRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1157 DecodeLO32DSPRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1169 DecodeMSA128BRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1181 DecodeMSA128HRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1193 DecodeMSA128WRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1205 DecodeMSA128DRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1217 DecodeMSACtrlRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
1229 DecodeCOP2RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
[all...]
/external/llvm/lib/CodeGen/AsmPrinter/
H A DDbgValueHistoryCalculator.cpp76 // \brief Claim that @Var is not described by @RegNo anymore.
78 unsigned RegNo, const MDNode *Var) {
79 const auto &I = RegVars.find(RegNo);
80 assert(RegNo != 0U && I != RegVars.end());
90 // \brief Claim that @Var is now described by @RegNo.
92 unsigned RegNo, const MDNode *Var) {
93 assert(RegNo != 0U);
94 auto &VarSet = RegVars[RegNo];
100 // @RegNo by inserting @ClobberingInstr to their history.
101 static void clobberRegisterUses(RegDescribedVarsMap &RegVars, unsigned RegNo, argument
77 dropRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo, const MDNode *Var) argument
91 addRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo, const MDNode *Var) argument
[all...]
/external/llvm/lib/Target/NVPTX/
H A DNVPTXRegisterInfo.h59 const char *getName(unsigned RegNo) const {
61 O << "reg" << RegNo; local
/external/llvm/lib/Target/XCore/InstPrinter/
H A DXCoreInstPrinter.h32 static const char *getRegisterName(unsigned RegNo);
34 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
H A DXCoreInstPrinter.cpp28 void XCoreInstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
29 OS << StringRef(getRegisterName(RegNo)).lower();
/external/llvm/lib/Target/SystemZ/Disassembler/
H A DSystemZDisassembler.cpp51 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, argument
53 assert(RegNo < 16 && "Invalid register");
54 RegNo = Regs[RegNo];
55 if (RegNo == 0)
57 Inst.addOperand(MCOperand::CreateReg(RegNo));
61 static DecodeStatus DecodeGR32BitRegisterClass(MCInst &Inst, uint64_t RegNo,
64 return decodeRegisterClass(Inst, RegNo, SystemZMC::GR32Regs);
67 static DecodeStatus DecodeGRH32BitRegisterClass(MCInst &Inst, uint64_t RegNo,
70 return decodeRegisterClass(Inst, RegNo, SystemZM
[all...]
/external/llvm/lib/Target/X86/MCTargetDesc/
H A DX86BaseInfo.h721 inline bool isX86_64ExtendedReg(unsigned RegNo) { argument
722 if ((RegNo > X86::XMM7 && RegNo <= X86::XMM15) ||
723 (RegNo > X86::XMM23 && RegNo <= X86::XMM31) ||
724 (RegNo > X86::YMM7 && RegNo <= X86::YMM15) ||
725 (RegNo > X86::YMM23 && RegNo <= X86::YMM31) ||
726 (RegNo > X8
749 is32ExtendedReg(unsigned RegNo) argument
[all...]
/external/llvm/lib/Target/PowerPC/InstPrinter/
H A DPPCInstPrinter.cpp35 void PPCInstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
36 OS << getRegisterName(RegNo);
270 unsigned RegNo; local
273 case PPC::CR0: RegNo = 0; break;
274 case PPC::CR1: RegNo = 1; break;
275 case PPC::CR2: RegNo = 2; break;
276 case PPC::CR3: RegNo = 3; break;
277 case PPC::CR4: RegNo = 4; break;
278 case PPC::CR5: RegNo = 5; break;
279 case PPC::CR6: RegNo
[all...]
H A DPPCInstPrinter.h34 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
39 static const char *getRegisterName(unsigned RegNo);
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/InstPrinter/
H A DAMDGPUInstPrinter.h19 static const char *getRegisterName(unsigned RegNo);
21 // virtual void printRegName(raw_ostream &OS, unsigned RegNo) const;
/external/mesa3d/src/gallium/drivers/radeon/InstPrinter/
H A DAMDGPUInstPrinter.h19 static const char *getRegisterName(unsigned RegNo);
21 // virtual void printRegName(raw_ostream &OS, unsigned RegNo) const;
/external/llvm/lib/Target/PowerPC/Disassembler/
H A DPPCDisassembler.cpp172 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, argument
174 assert(RegNo < N && "Invalid register number");
175 Inst.addOperand(MCOperand::CreateReg(Regs[RegNo]));
179 static DecodeStatus DecodeCRRCRegisterClass(MCInst &Inst, uint64_t RegNo,
182 return decodeRegisterClass(Inst, RegNo, CRRegs);
185 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst &Inst, uint64_t RegNo,
188 return decodeRegisterClass(Inst, RegNo, CRBITRegs);
191 static DecodeStatus DecodeF4RCRegisterClass(MCInst &Inst, uint64_t RegNo,
194 return decodeRegisterClass(Inst, RegNo, FRegs);
197 static DecodeStatus DecodeF8RCRegisterClass(MCInst &Inst, uint64_t RegNo,
[all...]
/external/llvm/include/llvm/MC/
H A DMCRegisterInfo.h314 const MCRegisterDesc &operator[](unsigned RegNo) const {
315 assert(RegNo < NumRegs &&
317 return Desc[RegNo];
322 const MCRegisterDesc &get(unsigned RegNo) const {
323 return operator[](RegNo);
327 /// for physical register RegNo. Return zero if the sub-register does not
339 unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const;
353 const char *getName(unsigned RegNo) const {
354 return RegStrings + get(RegNo).Name;
404 /// \brief Returns the encoding for RegNo
[all...]
/external/llvm/lib/Target/NVPTX/InstPrinter/
H A DNVPTXInstPrinter.h30 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
35 static const char *getRegisterName(unsigned RegNo);
/external/llvm/lib/Target/Sparc/InstPrinter/
H A DSparcInstPrinter.h33 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
43 static const char *getRegisterName(unsigned RegNo);
/external/llvm/lib/Target/Sparc/Disassembler/
H A DSparcDisassembler.cpp117 unsigned RegNo,
120 if (RegNo > 31)
122 unsigned Reg = IntRegDecoderTable[RegNo];
128 unsigned RegNo,
131 if (RegNo > 31)
133 unsigned Reg = IntRegDecoderTable[RegNo];
140 unsigned RegNo,
143 if (RegNo > 31)
145 unsigned Reg = FPRegDecoderTable[RegNo];
152 unsigned RegNo,
116 DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
127 DecodeI64RegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
139 DecodeFPRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
151 DecodeDFPRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
163 DecodeQFPRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
177 DecodeFCCRegsRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Address, const void *Decoder) argument
[all...]
/external/llvm/lib/Target/AArch64/InstPrinter/
H A DAArch64InstPrinter.h32 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
39 virtual StringRef getRegName(unsigned RegNo) const {
40 return getRegisterName(RegNo);
42 static const char *getRegisterName(unsigned RegNo,
132 StringRef getRegName(unsigned RegNo) const override {
133 return getRegisterName(RegNo);
135 static const char *getRegisterName(unsigned RegNo,
/external/llvm/lib/Target/Sparc/AsmParser/
H A DSparcAsmParser.cpp53 bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) override;
72 // returns true if Tok is matched to a register and returns register in RegNo.
73 bool matchRegisterName(const AsmToken &Tok, unsigned &RegNo,
429 ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) argument
434 RegNo = 0;
439 if (matchRegisterName(Tok, RegNo, regKind)) {
607 unsigned RegNo, RegKind; local
608 if (!matchRegisterName(Parser.getTok(), RegNo, RegKind))
613 Operands.push_back(SparcOperand::CreateReg(RegNo, RegKind, S, E));
657 unsigned RegNo; local
733 matchRegisterName(const AsmToken &Tok, unsigned &RegNo, unsigned &RegKind) argument
[all...]
/external/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64Disassembler.cpp35 unsigned RegNo, uint64_t Address,
38 unsigned RegNo,
41 static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
44 static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
47 static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
50 static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
53 static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
57 unsigned RegNo, uint64_t Address,
59 static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
63 unsigned RegNo, uint64_
266 DecodeFPR128RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
277 DecodeFPR128_loRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
295 DecodeFPR64RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
316 DecodeFPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
337 DecodeFPR16RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
358 DecodeFPR8RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
379 DecodeGPR64RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
390 DecodeGPR64spRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
412 DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
423 DecodeGPR32spRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
446 DecodeVectorRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
468 DecodeQQRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
491 DecodeQQQRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
514 DecodeQQQQRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
535 DecodeDDRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
558 DecodeDDDRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
581 DecodeDDDDRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t Addr, const void *Decoder) argument
[all...]
/external/llvm/lib/CodeGen/
H A DStackMaps.cpp140 int RegNo = TRI->getDwarfRegNum(Reg, false); local
141 for (MCSuperRegIterator SR(Reg, TRI); SR.isValid() && RegNo < 0; ++SR)
142 RegNo = TRI->getDwarfRegNum(*SR, false);
144 assert(RegNo >= 0 && "Invalid Dwarf register number.");
145 return (unsigned) RegNo;
151 unsigned RegNo = getDwarfRegNum(Reg, TRI); local
153 return LiveOutReg(Reg, RegNo, Size);
176 if (I->RegNo != II->RegNo) {
396 unsigned RegNo local
[all...]
/external/llvm/lib/Target/Hexagon/
H A DHexagonAsmPrinter.h50 static const char *getRegisterName(unsigned RegNo);
/external/llvm/lib/Target/MSP430/InstPrinter/
H A DMSP430InstPrinter.h32 static const char *getRegisterName(unsigned RegNo);
/external/llvm/lib/Target/Mips/InstPrinter/
H A DMipsInstPrinter.h86 static const char *getRegisterName(unsigned RegNo);
88 void printRegName(raw_ostream &OS, unsigned RegNo) const override;

Completed in 419 milliseconds

1234