/external/clang/test/CXX/except/except.spec/ |
H A D | p3.cpp | 77 void f17(); 78 void f17() noexcept(false);
|
/external/clang/test/CodeGen/ |
H A D | function-attributes.c | 102 // CHECK: call void @f17() 105 __attribute__ ((returns_twice)) void f17(void); 107 f17();
|
H A D | regparm-struct.c | 161 __attribute__((regparm(3))) struct s12 f17(int a, int b, int c); 162 // CHECK: declare void @f17(%struct.s12* inreg sret, i32 inreg, i32 inreg, i32) 164 f17(41, 42, 43);
|
H A D | arm-arguments.c | 97 // APCS-GNU-LABEL: define i32 @f17() 98 // AAPCS-LABEL: define arm_aapcscc i32 @f17() 100 struct s17 f17(void) {} function
|
H A D | exprs.c | 179 // CHECK-LABEL: define void @f17() 180 void f17() {
|
H A D | struct.c | 173 int f17() { function
|
/external/compiler-rt/lib/builtins/ppc/ |
H A D | restFP.S | 26 lfd f17,-120(r1)
|
H A D | saveFP.S | 24 stfd f17,-120(r1)
|
/external/llvm/test/MC/Mips/mips1/ |
H A D | invalid-mips5-wrong-error.s | 25 c.ule.ps $fcc6,$f17,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 36 movz.ps $f18,$f17,$ra # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
|
/external/llvm/test/MC/Mips/mips2/ |
H A D | invalid-mips5-wrong-error.s | 25 c.ule.ps $fcc6,$f17,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 36 movz.ps $f18,$f17,$ra # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
|
/external/llvm/test/MC/Mips/mips3/ |
H A D | invalid-mips5-wrong-error.s | 25 c.ule.ps $fcc6,$f17,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 36 movz.ps $f18,$f17,$ra # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
|
/external/llvm/test/MC/Mips/mips4/ |
H A D | invalid-mips5-wrong-error.s | 25 c.ule.ps $fcc6,$f17,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 32 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 36 movz.ps $f18,$f17,$ra # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
|
/external/llvm/test/MC/Mips/mips64r6/ |
H A D | invalid-mips5-wrong-error.s | 28 c.ule.ps $fcc6,$f17,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 34 mov.ps $f22,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 38 movz.ps $f18,$f17,$ra # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 39 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction 43 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
|
/external/llvm/test/MC/ARM/ |
H A D | symbol-variants.s | 59 .word f17(target2) 61 @CHECK: 44 R_ARM_TARGET2 f17
|
/external/clang/test/Analysis/ |
H A D | array-struct.c | 159 void f17() { function
|
/external/clang/test/CodeGenCXX/ |
H A D | aarch64-mangle-neon-vectors.cpp | 72 void f17(int32x4_t) {} function
|
/external/openssl/crypto/ |
H A D | alphacpuid.pl | 50 fclr $f17
|
/external/chromium_org/v8/test/mjsunit/harmony/ |
H A D | block-let-crankshaft.js | 34 f15, f16, f17, f18, f19, f20, f21, f22, f23, f24, f25, f26, 119 function f17() { function
|
/external/valgrind/main/none/tests/ppc32/ |
H A D | test_isa_2_06_part2.c | 49 register double f17 __asm__ ("fr17"); 1031 __asm__ __volatile__ ("fctiduz. %0, %1" : "=d" (f17) : "d" (f14)); 1033 __asm__ __volatile__ ("fctiduz %0, %1" : "=d" (f17) : "d" (f14)); 1039 __asm__ __volatile__ ("fctidu. %0, %1" : "=d" (f17) : "d" (f14)); 1041 __asm__ __volatile__ ("fctidu %0, %1" : "=d" (f17) : "d" (f14)); 1047 __asm__ __volatile__ ("fctiwuz. %0, %1" : "=d" (f17) : "d" (f14)); 1049 __asm__ __volatile__ ("fctiwuz %0, %1" : "=d" (f17) : "d" (f14)); 1055 __asm__ __volatile__ ("fctiwu. %0, %1" : "=d" (f17) : "d" (f14)); 1057 __asm__ __volatile__ ("fctiwu %0, %1" : "=d" (f17) : "d" (f14)); 1668 result = f17; [all...] |
H A D | test_dfp3.c | 33 register double f17 __asm__ ("fr17"); 833 f17 = d0x; 901 f17 = d1x; 960 f17 = d0x; 1042 f17 = d0x; 1119 f17 = d0x; 1198 f17 = d1x;
|
/external/valgrind/main/none/tests/ppc64/ |
H A D | test_isa_2_06_part2.c | 49 register double f17 __asm__ ("fr17"); 1031 __asm__ __volatile__ ("fctiduz. %0, %1" : "=d" (f17) : "d" (f14)); 1033 __asm__ __volatile__ ("fctiduz %0, %1" : "=d" (f17) : "d" (f14)); 1039 __asm__ __volatile__ ("fctidu. %0, %1" : "=d" (f17) : "d" (f14)); 1041 __asm__ __volatile__ ("fctidu %0, %1" : "=d" (f17) : "d" (f14)); 1047 __asm__ __volatile__ ("fctiwuz. %0, %1" : "=d" (f17) : "d" (f14)); 1049 __asm__ __volatile__ ("fctiwuz %0, %1" : "=d" (f17) : "d" (f14)); 1055 __asm__ __volatile__ ("fctiwu. %0, %1" : "=d" (f17) : "d" (f14)); 1057 __asm__ __volatile__ ("fctiwu %0, %1" : "=d" (f17) : "d" (f14)); 1668 result = f17; [all...] |
H A D | test_dfp3.c | 33 register double f17 __asm__ ("fr17"); 833 f17 = d0x; 901 f17 = d1x; 960 f17 = d0x; 1042 f17 = d0x; 1119 f17 = d0x; 1198 f17 = d1x;
|
/external/llvm/test/MC/ELF/ |
H A D | cfi.s | 101 f17: label
|
/external/llvm/test/MC/PowerPC/ |
H A D | ppc64-regs.s | 56 #CHECK: .cfi_offset f17, 436 173 .cfi_offset f17,436
|
/external/oprofile/module/ia64/ |
H A D | IA64entry.h | 43 .spillsp f16, SW(F16)+16+(off); .spillsp f17, SW(F17)+16+(off); \
|