Searched refs:txr (Results 1 - 8 of 8) sorted by relevance
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/ |
H A D | radeon_state_init.c | 581 ALLOC_STATE_IDX( txr[0], txr0, TXR_STATE_SIZE, "TXR/txr-0", 0, 0 ); 582 ALLOC_STATE_IDX( txr[1], txr1, TXR_STATE_SIZE, "TXR/txr-1", 0, 1 ); 583 ALLOC_STATE_IDX( txr[2], txr2, TXR_STATE_SIZE, "TXR/txr-2", 0, 2 ); 615 rmesa->hw.txr[0].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_0); 616 rmesa->hw.txr[1].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_1); 617 rmesa->hw.txr[2].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_2);
|
H A D | radeon_context.h | 327 struct radeon_state_atom txr[3]; /* for NPOT */ member in struct:r100_hw_state
|
H A D | radeon_ioctl.c | 81 insert_at_tail(&rmesa->radeon.hw.atomlist, &rmesa->hw.txr[i]);
|
H A D | radeon_texstate.c | 798 uint32_t *txr_cmd = &rmesa->hw.txr[unit].cmd[TXR_CMD_0]; 801 RADEON_STATECHANGE( rmesa, txr[unit] );
|
/external/mesa3d/src/mesa/drivers/dri/radeon/ |
H A D | radeon_state_init.c | 581 ALLOC_STATE_IDX( txr[0], txr0, TXR_STATE_SIZE, "TXR/txr-0", 0, 0 ); 582 ALLOC_STATE_IDX( txr[1], txr1, TXR_STATE_SIZE, "TXR/txr-1", 0, 1 ); 583 ALLOC_STATE_IDX( txr[2], txr2, TXR_STATE_SIZE, "TXR/txr-2", 0, 2 ); 615 rmesa->hw.txr[0].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_0); 616 rmesa->hw.txr[1].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_1); 617 rmesa->hw.txr[2].cmd[TXR_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_TEX_SIZE_2);
|
H A D | radeon_context.h | 327 struct radeon_state_atom txr[3]; /* for NPOT */ member in struct:r100_hw_state
|
H A D | radeon_ioctl.c | 81 insert_at_tail(&rmesa->radeon.hw.atomlist, &rmesa->hw.txr[i]);
|
H A D | radeon_texstate.c | 798 uint32_t *txr_cmd = &rmesa->hw.txr[unit].cmd[TXR_CMD_0]; 801 RADEON_STATECHANGE( rmesa, txr[unit] );
|
Completed in 135 milliseconds