Searched defs:MBB (Results 1 - 25 of 191) sorted by path

12345678

/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
H A DAMDGPUAsmPrinter.cpp63 MachineBasicBlock &MBB = *BB; local
64 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
H A DAMDGPUConvertToISA.cpp54 MachineBasicBlock &MBB = *BB; local
55 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
58 TII->convertToISA(MI, MF, MBB.findDebugLoc(I));
H A DAMDGPUInstrInfo.cpp86 MachineBasicBlock &MBB) const {
87 while (iter != MBB.end()) {
100 MachineBasicBlock::iterator skipFlowControl(MachineBasicBlock *MBB) { argument
101 MachineBasicBlock::iterator tmp = MBB->end();
102 if (!MBB->size()) {
103 return MBB->end();
109 if (tmp == MBB->begin()) {
118 return MBB->end();
122 AMDGPUInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB, argument
132 AMDGPUInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB, argument
204 insertNoop(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI) const argument
[all...]
H A DAMDGPUMCInstLower.cpp67 const MachineBasicBlock *MBB = MI->getParent(); local
70 while (I != MBB->end() && I->isInsideBundle()) {
H A DR600ExpandSpecialInstrs.cpp57 MachineBasicBlock &MBB = *BB; local
58 MachineBasicBlock::iterator I = MBB.begin();
59 while (I != MBB.end()) {
151 BuildMI(MBB, I, MBB.findDebugLoc(I), TII->get(Opcode), DstReg)
H A DR600InstrInfo.cpp49 R600InstrInfo::copyPhysReg(MachineBasicBlock &MBB, argument
58 BuildMI(MBB, MI, DL, get(AMDGPU::MOV))
71 BuildMI(MBB, MI, DL, get(AMDGPU::MOV), DestReg)
163 findFirstPredicateSetterFrom(MachineBasicBlock &MBB, argument
166 while (I != MBB.begin()) {
177 R600InstrInfo::AnalyzeBranch(MachineBasicBlock &MBB, argument
186 MachineBasicBlock::iterator I = MBB.end();
187 if (I == MBB.begin())
191 if (I == MBB.begin())
204 if (I == MBB
261 InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const argument
367 isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &Probability) const argument
387 isProfitableToDupForIfCvt(MachineBasicBlock &MBB, unsigned NumCyles, const BranchProbability &Probability) const argument
[all...]
H A DSIInstrInfo.cpp37 SIInstrInfo::copyPhysReg(MachineBasicBlock &MBB, argument
48 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DestReg)
/external/llvm/include/llvm/CodeGen/
H A DDFAPacketizer.h117 void PacketizeMIs(MachineBasicBlock *MBB,
133 void endPacket(MachineBasicBlock *MBB, MachineInstr *MI);
142 MachineBasicBlock *MBB) {
141 ignorePseudoInstruction(MachineInstr *I, MachineBasicBlock *MBB) argument
H A DFunctionLoweringInfo.h90 /// MBB - The current block.
91 MachineBasicBlock *MBB; member in class:llvm::FunctionLoweringInfo
93 /// MBB - The current insert position inside the current block.
119 /// If the current MBB is a landing pad, the exception pointer and exception
225 MachineModuleInfo *MMI, MachineBasicBlock *MBB);
230 MachineBasicBlock *MBB);
H A DLiveIntervalAnalysis.h144 /// instruction to the end of its MBB.
237 void insertMBBInMaps(MachineBasicBlock *MBB) { argument
238 Indexes->insertMBBInMaps(MBB);
239 assert(unsigned(MBB->getNumber()) == RegMaskBlocks.size() &&
320 void repairIntervalsInRange(MachineBasicBlock *MBB,
H A DLivePhysRegs.h114 /// \brief Adds all live-in registers of basic block @p MBB.
115 void addLiveIns(const MachineBasicBlock *MBB) { argument
116 for (MachineBasicBlock::livein_iterator LI = MBB->livein_begin(),
117 LE = MBB->livein_end(); LI != LE; ++LI)
121 /// \brief Adds all live-out registers of basic block @p MBB.
122 void addLiveOuts(const MachineBasicBlock *MBB) { argument
123 for (MachineBasicBlock::const_succ_iterator SI = MBB->succ_begin(),
124 SE = MBB->succ_end(); SI != SE; ++SI)
H A DLiveVariables.h103 /// findKill - Find a kill instruction in MBB. Return NULL if none is found.
104 MachineInstr *findKill(const MachineBasicBlock *MBB) const;
106 /// isLiveIn - Is Reg live in to MBB? This means that Reg is live through
107 /// MBB, or it is killed in MBB. If Reg is only used by PHI instructions in
108 /// MBB, it is not considered live in.
109 bool isLiveIn(const MachineBasicBlock &MBB,
278 void HandleVirtRegUse(unsigned reg, MachineBasicBlock *MBB,
281 bool isLiveIn(unsigned Reg, const MachineBasicBlock &MBB) { argument
282 return getVarInfo(Reg).isLiveIn(MBB, Re
[all...]
H A DMachineBasicBlock.h408 /// transferSuccessors - Transfers all the successors from MBB to this
418 /// isPredecessor - Return true if the specified MBB is a predecessor of this
420 bool isPredecessor(const MachineBasicBlock *MBB) const;
422 /// isSuccessor - Return true if the specified MBB is a successor of this
424 bool isSuccessor(const MachineBasicBlock *MBB) const;
426 /// isLayoutSuccessor - Return true if the specified MBB will be emitted
428 /// falling through, control will transfer to the specified MBB. Note
429 /// that MBB need not be a successor at all, for example if this block
431 bool isLayoutSuccessor(const MachineBasicBlock *MBB) const;
446 /// SkipPHIsAndLabels - Return the first instruction in MBB afte
770 MachineBasicBlock &MBB; member in class:llvm::MachineInstrSpan
[all...]
H A DMachineDominators.h27 inline void DominatorTreeBase<MachineBasicBlock>::addRoot(MachineBasicBlock* MBB) { argument
28 this->Roots.push_back(MBB);
H A DMachineInstrBuilder.h98 const MachineInstrBuilder &addMBB(MachineBasicBlock *MBB, argument
100 MI->addOperand(*MF, MachineOperand::CreateMBB(MBB, TargetFlags));
417 MachineBasicBlock &MBB; member in class:llvm::MIBundleBuilder
426 : MBB(BB), Begin(Pos.getInstrIterator()), End(Begin) {}
432 : MBB(BB), Begin(B.getInstrIterator()), End(E.getInstrIterator()) {
445 : MBB(*MI->getParent()), Begin(MI), End(getBundleEnd(MI)) {}
448 MachineBasicBlock &getMBB() const { return MBB; }
464 MBB.insert(I, MI);
482 /// Insert MI into MBB by prepending it to the instructions in the bundle.
488 /// Insert MI into MBB b
[all...]
H A DMachineLoopInfo.h63 explicit MachineLoop(MachineBasicBlock *MBB) argument
64 : LoopBase<MachineBasicBlock, MachineLoop>(MBB) {}
H A DMachineModuleInfo.h73 explicit LandingPadInfo(MachineBasicBlock *MBB) argument
74 : LandingPadBlock(MBB), LandingPadLabel(nullptr), Personality(nullptr) {}
H A DMachineOperand.h154 MachineBasicBlock *MBB; // For MO_MachineBasicBlock. member in union:llvm::MachineOperand::__anon25488
424 return Contents.MBB;
522 void setMBB(MachineBasicBlock *MBB) {
524 Contents.MBB = MBB;
601 static MachineOperand CreateMBB(MachineBasicBlock *MBB,
604 Op.setMBB(MBB);
H A DMachineRelocation.h60 MachineBasicBlock *MBB; // If this is a pointer to an LLVM BB member in union:llvm::MachineRelocation::__anon25492
122 MachineBasicBlock *MBB, intptr_t cst = 0) {
132 Result.Target.MBB = MBB;
288 return Target.MBB;
121 getBB(uintptr_t offset,unsigned RelocationType, MachineBasicBlock *MBB, intptr_t cst = 0) argument
H A DRegisterScavenging.h35 MachineBasicBlock *MBB; member in class:llvm::RegScavenger
76 : MBB(nullptr), NumPhysRegs(0), Tracking(false) {}
86 /// forward - Move the internal MBB iterator and update register states.
89 /// forward - Move the internal MBB iterator and update register states until
92 if (!Tracking && MBB->begin() != I) forward();
105 /// skipTo - Move the internal MBB iterator but do not update register states.
H A DSelectionDAGNodes.h1550 MachineBasicBlock *MBB; member in class:BasicBlockSDNode
1556 : SDNode(ISD::BasicBlock, 0, DebugLoc(), getSDVTList(MVT::Other)), MBB(mbb)
1560 MachineBasicBlock *getBasicBlock() const { return MBB; }
H A DSlotIndexes.h349 /// MBBRanges - Map MBB number to (start, stop) indexes.
353 /// and MBB id.
392 void repairIndexesInRange(MachineBasicBlock *MBB,
443 const MachineBasicBlock *MBB = MI->getParent(); local
444 assert(MBB && "MI must be inserted inna basic block");
445 MachineBasicBlock::const_iterator I = MI, B = MBB->begin();
448 return getMBBStartIdx(MBB);
460 const MachineBasicBlock *MBB = MI->getParent(); local
461 assert(MBB && "MI must be inserted inna basic block");
462 MachineBasicBlock::const_iterator I = MI, E = MBB
[all...]
/external/llvm/include/llvm/Target/
H A DTargetFrameLowering.h135 MachineBasicBlock &MBB) const = 0;
149 virtual bool spillCalleeSavedRegisters(MachineBasicBlock &MBB, argument
160 virtual bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB, argument
228 MachineBasicBlock &MBB,
227 eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB, MachineBasicBlock::iterator MI) const argument
H A DTargetInstrInfo.h217 virtual void reMaterialize(MachineBasicBlock &MBB,
273 /// AnalyzeBranch - Analyze the branching code at the end of MBB, returning
298 virtual bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, argument
305 /// RemoveBranch - Remove the branching code at the end of the specific MBB.
308 virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const {
322 virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, argument
352 virtual bool isLegalToSplitMBBAt(MachineBasicBlock &MBB, argument
363 bool isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumCycles, argument
386 /// instruction latencies in the specified MBB to enable if-conversion.
391 isProfitableToDupForIfCvt(MachineBasicBlock &MBB, unsigne argument
429 canInsertSelect(const MachineBasicBlock &MBB, const SmallVectorImpl<MachineOperand> &Cond, unsigned TrueReg, unsigned FalseReg, int &CondCycles, int &TrueCycles, int &FalseCycles) const argument
453 insertSelect(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DstReg, const SmallVectorImpl<MachineOperand> &Cond, unsigned TrueReg, unsigned FalseReg) const argument
514 copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const argument
526 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const argument
539 loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const argument
[all...]
/external/llvm/lib/CodeGen/AsmPrinter/
H A DAsmPrinter.cpp746 for (auto &MBB : *MF) {
748 EmitBasicBlockStart(MBB);
749 for (auto &MI : MBB) {
1186 const MachineBasicBlock *MBB = JTBBs[ii]; local
1187 if (!EmittedSets.insert(MBB)) continue;
1191 MCSymbolRefExpr::Create(MBB->getSymbol(), OutContext);
1192 OutStreamer.EmitAssignment(GetJTSetSymbol(JTI, MBB->getNumber()),
1215 /// EmitJumpTableEntry - Emit a jump table entry for the specified MBB to the
1218 const MachineBasicBlock *MBB,
1220 assert(MBB
1217 EmitJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned UID) const argument
2146 emitBasicBlockLoopComments(const MachineBasicBlock &MBB, const MachineLoopInfo *LI, const AsmPrinter &AP) argument
[all...]

Completed in 965 milliseconds

12345678